Home
last modified time | relevance | path

Searched refs:PLL_GPLL (Results 1 – 25 of 50) sorted by relevance

12

/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3566-powkiddy-rk2023.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
Drk3566-powkiddy-rgb30.dts16 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
Drk3566-powkiddy-rgb10max3.dts20 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
Drk3566-anbernic-rg353x.dtsi81 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
Drk3566-anbernic-rg-arc.dtsi79 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
Drk3399-pinephone-pro.dts675 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP0_DIV>;
687 assigned-clock-parents = <&cru PLL_GPLL>, <&cru DCLK_VOP1_DIV>;
Drk3566-anbernic-rg503.dts170 assigned-clocks = <&pmucru CLK_RTC_32K>, <&cru PLL_GPLL>,
/linux-6.12.1/include/dt-bindings/clock/
Drk3036-cru.h13 #define PLL_GPLL 3 macro
Drk3188-cru-common.h14 #define PLL_GPLL 4 macro
Drk3128-cru.h14 #define PLL_GPLL 4 macro
Drk3228-cru.h14 #define PLL_GPLL 4 macro
Drv1108-cru.h13 #define PLL_GPLL 2 macro
Drk3368-cru.h14 #define PLL_GPLL 5 macro
Drk3288-cru.h14 #define PLL_GPLL 4 macro
Drk3328-cru.h14 #define PLL_GPLL 4 macro
Dpx30-cru.h180 #define PLL_GPLL 1 macro
Drockchip,rk3576-cru.h21 #define PLL_GPLL 5 macro
Drockchip,rv1126-cru.h13 #define PLL_GPLL 1 macro
Drk3399-cru.h15 #define PLL_GPLL 5 macro
Drockchip,rk3588-cru.h21 #define PLL_GPLL 6 macro
Drk3568-cru.h73 #define PLL_GPLL 4 macro
/linux-6.12.1/drivers/clk/rockchip/
Dclk-rk3188.c222 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
233 [gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
Dclk-rk3036.c141 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
Dclk-rk3128.c165 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(12),
Dclk-rk3228.c175 [gpll] = PLL(pll_rk3036, PLL_GPLL, "gpll", mux_pll_p, 0, RK2928_PLL_CON(9),

12