Home
last modified time | relevance | path

Searched refs:PLL_CNTL__PLL_POST_DIV_SRC_MASK (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h8329 #define PLL_CNTL__PLL_POST_DIV_SRC_MASK 0x00000008L macro
Ddce_8_0_sh_mask.h2093 #define PLL_CNTL__PLL_POST_DIV_SRC_MASK 0x8 macro
Ddce_10_0_sh_mask.h11649 #define PLL_CNTL__PLL_POST_DIV_SRC_MASK 0x8 macro
Ddce_11_0_sh_mask.h11461 #define PLL_CNTL__PLL_POST_DIV_SRC_MASK 0x8 macro