Home
last modified time | relevance | path

Searched refs:PLANE_WM_TRANS (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/i915/
Dintel_gvt_mmio_table.c986 MMIO_D(PLANE_WM_TRANS(PIPE_A, 0)); in iterate_skl_plus_mmio()
987 MMIO_D(PLANE_WM_TRANS(PIPE_A, 1)); in iterate_skl_plus_mmio()
988 MMIO_D(PLANE_WM_TRANS(PIPE_A, 2)); in iterate_skl_plus_mmio()
989 MMIO_D(PLANE_WM_TRANS(PIPE_B, 0)); in iterate_skl_plus_mmio()
990 MMIO_D(PLANE_WM_TRANS(PIPE_B, 1)); in iterate_skl_plus_mmio()
991 MMIO_D(PLANE_WM_TRANS(PIPE_B, 2)); in iterate_skl_plus_mmio()
992 MMIO_D(PLANE_WM_TRANS(PIPE_C, 0)); in iterate_skl_plus_mmio()
993 MMIO_D(PLANE_WM_TRANS(PIPE_C, 1)); in iterate_skl_plus_mmio()
994 MMIO_D(PLANE_WM_TRANS(PIPE_C, 2)); in iterate_skl_plus_mmio()
/linux-6.12.1/drivers/gpu/drm/i915/gvt/
Dhandlers.c2654 MMIO_DH(PLANE_WM_TRANS(PIPE_A, 0), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2655 MMIO_DH(PLANE_WM_TRANS(PIPE_A, 1), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2656 MMIO_DH(PLANE_WM_TRANS(PIPE_A, 2), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2658 MMIO_DH(PLANE_WM_TRANS(PIPE_B, 0), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2659 MMIO_DH(PLANE_WM_TRANS(PIPE_B, 1), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2660 MMIO_DH(PLANE_WM_TRANS(PIPE_B, 2), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2662 MMIO_DH(PLANE_WM_TRANS(PIPE_C, 0), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2663 MMIO_DH(PLANE_WM_TRANS(PIPE_C, 1), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
2664 MMIO_DH(PLANE_WM_TRANS(PIPE_C, 2), D_SKL_PLUS, NULL, NULL); in init_skl_mmio_info()
/linux-6.12.1/drivers/gpu/drm/i915/display/
Dskl_universal_plane_regs.h347 #define PLANE_WM_TRANS(pipe, plane) _MMIO_SKL_PLANE((pipe), (plane), \ macro
Dskl_universal_plane.c739 intel_de_write_fw(i915, PLANE_WM_TRANS(pipe, plane_id), in skl_write_plane_wm()
Dskl_watermark.c2945 val = intel_de_read(i915, PLANE_WM_TRANS(pipe, plane_id)); in skl_pipe_wm_get_hw_state()