| /linux-6.12.1/Documentation/devicetree/bindings/interrupt-controller/ |
| D | open-pic.txt | 1 * Open PIC Binding
4 representation of an Open PIC compliant interrupt controller. This binding is
5 based on the binding defined for Open PIC in [1] and is a superset of that
13 - compatible: Specifies the compatibility list for the PIC. The type
17 PIC's addressable register space. The type shall be <prop-encoded-array>.
20 as an Open PIC. No property value shall be defined.
31 - pic-no-reset: The presence of this property indicates that the PIC
55 * An Open PIC interrupt controller
62 // this Open PIC node do not need a parent address specifier.
71 // Compatible with Open PIC.
[all …]
|
| D | marvell,armada-8k-pic.txt | 1 Marvell Armada 7K/8K PIC Interrupt controller
4 This is the Device Tree binding for the PIC, a secondary interrupt
13 - reg: the register area for the PIC interrupt controller
|
| D | cdns,xtensa-mx.txt | 6 Remaining properties have exact same meaning as in Xtensa PIC
|
| D | google,goldfish-pic.txt | 1 Android Goldfish PIC
|
| D | cdns,xtensa-pic.txt | 1 * Xtensa built-in Programmable Interrupt Controller (PIC)
|
| /linux-6.12.1/Documentation/translations/zh_CN/arch/loongarch/ |
| D | irq-chip-model.rst | 15 HTVECINTC（Hyper-Transport Vector Interrupt Controller）、PCH-PIC（LS7A芯片组的主中
19 全局中断控制器（每个芯片一个，所有核共享），而PCH-PIC/PCH-LPC/PCH-MSI是CPU外部的中
27 CPU串口（UARTs）中断发送到LIOINTC，而其他所有设备的中断则分别发送到所连接的PCH-PIC/
46 | PCH-PIC | | PCH-MSI |
63 CPU串口（UARTs）中断发送到LIOINTC，而其他所有设备的中断则分别发送到所连接的PCH-PIC/
77 | PCH-PIC | | PCH-MSI |
95 送达CPUINTC，而其他所有设备的中断则分别发送到所连接的PCH-PIC/PCH-LPC，然后由EIOINTC
109 | PCH-PIC | | PCH-MSI |
149 PCH-PIC::
188 - PCH-PIC/PCH-MSI：即《龙芯7A1000桥片用户手册》第5章所描述的“中断控制器”；
|
| /linux-6.12.1/Documentation/translations/zh_TW/arch/loongarch/ |
| D | irq-chip-model.rst | 15 HTVECINTC（Hyper-Transport Vector Interrupt Controller）、PCH-PIC（LS7A芯片組的主中
19 全局中斷控制器（每個芯片一個，所有核共享），而PCH-PIC/PCH-LPC/PCH-MSI是CPU外部的中
27 CPU串口（UARTs）中斷髮送到LIOINTC，而其他所有設備的中斷則分別發送到所連接的PCH-PIC/
46 | PCH-PIC | | PCH-MSI |
63 CPU串口（UARTs）中斷髮送到LIOINTC，而其他所有設備的中斷則分別發送到所連接的PCH-PIC/
77 | PCH-PIC | | PCH-MSI |
117 PCH-PIC::
156 - PCH-PIC/PCH-MSI：即《龍芯7A1000橋片用戶手冊》第5章所描述的“中斷控制器”；
|
| /linux-6.12.1/Documentation/arch/loongarch/ |
| D | irq-chip-model.rst | 11 PCH-PIC (Main Interrupt Controller in LS7A chipset), PCH-LPC (LPC Interrupt Controller
15 controllers (in CPU), while PCH-PIC/PCH-LPC/PCH-MSI are controllers out of CPU (i.e.,
24 interrupts go to PCH-PIC/PCH-LPC/PCH-MSI and gathered by HTVECINTC, and then go
43 | PCH-PIC | | PCH-MSI |
61 interrupts go to PCH-PIC/PCH-LPC/PCH-MSI and gathered by EIOINTC, and then go to
75 | PCH-PIC | | PCH-MSI |
94 go to PCH-PIC/PCH-LPC and gathered by EIOINTC, and then go to CPUINTC directly::
107 | PCH-PIC | | PCH-MSI |
147 PCH-PIC::
189 - PCH-PIC/PCH-MSI is "Interrupt Controller" described in Section 5 of
|
| /linux-6.12.1/arch/powerpc/boot/dts/ |
| D | ep8248e.dts | 72 interrupt-parent = <&PIC>;
77 interrupt-parent = <&PIC>;
135 interrupt-parent = <&PIC>;
148 interrupt-parent = <&PIC>;
161 interrupt-parent = <&PIC>;
174 interrupt-parent = <&PIC>;
186 interrupt-parent = <&PIC>;
192 PIC: interrupt-controller@10c00 { label
|
| D | mgcoge.dts | 140 interrupt-parent = <&PIC>;
153 interrupt-parent = <&PIC>;
164 interrupt-parent = <&PIC>;
194 interrupt-parent = <&PIC>;
207 interrupt-parent = <&PIC>;
218 interrupt-parent = <&PIC>;
226 interrupt-parent = <&PIC>;
246 PIC: interrupt-controller@10c00 { label
|
| D | mpc885ads.dts | 32 interrupt-parent = <&PIC>;
103 interrupt-parent = <&PIC>;
115 interrupt-parent = <&PIC>;
120 PIC: interrupt-controller@0 { label
134 interrupt-parent = <&PIC>;
171 interrupt-parent = <&PIC>;
228 interrupt-parent = <&PIC>;
|
| D | tqm8xx.dts | 39 interrupt-parent = <&PIC>;
73 interrupt-parent = <&PIC>;
85 interrupt-parent = <&PIC>;
115 interrupt-parent = <&PIC>;
120 PIC: pic@0 { label
161 interrupt-parent = <&PIC>;
|
| D | ep88xc.dts | 32 interrupt-parent = <&PIC>;
98 interrupt-parent = <&PIC>;
110 interrupt-parent = <&PIC>;
115 PIC: interrupt-controller@0 { label
129 interrupt-parent = <&PIC>;
165 interrupt-parent = <&PIC>;
|
| D | adder875-redboot.dts | 37 interrupt-parent = <&PIC>;
100 interrupt-parent = <&PIC>;
112 interrupt-parent = <&PIC>;
117 PIC: interrupt-controller@0 { label
156 interrupt-parent = <&PIC>;
|
| D | adder875-uboot.dts | 37 interrupt-parent = <&PIC>;
99 interrupt-parent = <&PIC>;
111 interrupt-parent = <&PIC>;
116 PIC: interrupt-controller@0 { label
155 interrupt-parent = <&PIC>;
|
| D | mpc866ads.dts | 32 interrupt-parent = <&PIC>;
83 interrupt-parent = <&PIC>;
88 PIC: pic@0 { label
129 interrupt-parent = <&PIC>;
|
| D | gamecube.dts | 50 interrupt-parent = <&PIC>;
62 PIC: pic { label
|
| /linux-6.12.1/Documentation/devicetree/bindings/soc/fsl/cpm_qe/cpm/ |
| D | usb.txt | 13 interrupt-parent = <&PIC>;
|
| /linux-6.12.1/Documentation/arch/x86/i386/ |
| D | IO-APIC.rst | 30 2: 0 XT-PIC cascade
31 13: 1 XT-PIC fpu
39 Some interrupts are still listed as 'XT PIC', but this is not a problem;
|
| /linux-6.12.1/Documentation/devicetree/bindings/usb/ |
| D | maxim,max3421.txt | 21 interrupt-parent = <&PIC>;
|
| /linux-6.12.1/arch/openrisc/boot/dts/ |
| D | or1ksim.dts | 34 * OR1K PIC is built into CPU and accessed via special purpose
|
| D | simple_smp.dts | 46 * OR1K PIC is built into CPU and accessed via special purpose
|
| /linux-6.12.1/Documentation/devicetree/bindings/soc/fsl/cpm_qe/ |
| D | serial.txt | 27 interrupt-parent = <&PIC>;
|
| /linux-6.12.1/drivers/pcmcia/ |
| D | tcic.c | 245 #define PIC 0x4d0 in irq_scan() macro
247 int level_mask = inb_p(PIC) | (inb_p(PIC+1) << 8); in irq_scan()
|
| /linux-6.12.1/Documentation/devicetree/bindings/powerpc/fsl/ |
| D | mpic.txt | 7 and QorIQ processors and is compatible with the Open PIC. The
8 notable difference from Open PIC binding is the addition of 2
|