Home
last modified time | relevance | path

Searched refs:PCS (Results 1 – 18 of 18) sorted by relevance

/linux-6.12.1/drivers/net/phy/
Dqt2025.rs61 dev.write(C45::new(Mmd::PCS, 0x0026), 0x0e00)?; in probe()
62 dev.write(C45::new(Mmd::PCS, 0x0027), 0x0893)?; in probe()
63 dev.write(C45::new(Mmd::PCS, 0x0028), 0xa528)?; in probe()
64 dev.write(C45::new(Mmd::PCS, 0x0029), 0x0003)?; in probe()
70 dev.write(C45::new(Mmd::PCS, 0xe854), 0x00c0)?; in probe()
81 let mut dst_mmd = Mmd::PCS; in probe()
94 dev.write(C45::new(Mmd::PCS, 0xe854), 0x0040)?; in probe()
/linux-6.12.1/drivers/net/pcs/
DKconfig3 # PCS Layer Configuration
6 menu "PCS device drivers"
18 This module provides helpers to phylink for managing the Lynx PCS
25 This module provides helpers to phylink for managing the LynxI PCS
33 on RZ/N1 SoCs. This PCS converts MII to RMII/RGMII or can be set in
/linux-6.12.1/Documentation/networking/
Dsfp-phylink.rst219 should be used to configure the MAC when the MAC and PCS are not
249 10. Some Ethernet controllers work in pair with a PCS (Physical Coding Sublayer)
252 PCS whose operation is transparent, some other require dedicated PCS
254 provides a PCS abstraction through :c:type:`struct phylink_pcs <phylink_pcs>`.
256 Identify if your driver has one or more internal PCS blocks, and/or if
257 your controller can use an external PCS block that might be internally
260 If your controller doesn't have any internal PCS, you can go to step 11.
262 If your Ethernet controller contains one or several PCS blocks, create
263 one :c:type:`struct phylink_pcs <phylink_pcs>` instance per PCS block within
271 configure your PCS. Create a :c:func:`pcs_get_state` function that reports
[all …]
Dphy.rst301 This is the IEEE 802.3 PCS Clause 107 defined 25GBASE-R protocol.
302 The PCS is identical to 10GBASE-R, i.e. 64B/66B encoded
334 through symbol replication. The PCS expects the standard USXGMII code word.
Dethtool-netlink.rst1495 are counters corresponding to lanes/PCS instances. The number of entries in
/linux-6.12.1/Documentation/networking/device_drivers/ethernet/freescale/dpaa2/
Dmac-phy-support.rst54 | MC firmware polling MAC PCS for link |
56 | | PCS | | PCS | | PCS | | PCS | |
65 the MC firmware by polling the MAC PCS. Without the need to register a
187 mode, the MC firmware does not access the PCS registers). One can check for
/linux-6.12.1/Documentation/devicetree/bindings/net/
Damd-xgbe.txt7 - PCS registers
15 The last interrupt listed should be the PCS auto-negotiation interrupt.
/linux-6.12.1/drivers/phy/mediatek/
DKconfig24 1GE and 2.5GE modes via the LynxI PCS, and 5GE and 10GE modes
25 via the USXGMII PCS found in MediaTek SoCs with 10G Ethernet.
/linux-6.12.1/Documentation/devicetree/bindings/phy/
Dti-phy.txt13 set PCS delay value.
59 register offset to write the PCS delay value.
/linux-6.12.1/arch/arm/boot/dts/nxp/ls/
Dls1021a-tsn.dts236 /* SGMII PCS for enet0 */
244 /* SGMII PCS for enet1 */
/linux-6.12.1/rust/kernel/net/phy/
Dreg.rs147 pub const PCS: Self = Mmd(uapi::MDIO_MMD_PCS as u8); constant
/linux-6.12.1/drivers/spi/
Dspi-atmel.c402 SPI_BF(PCS, ~(0x01 << chip_select)) in cs_activate()
408 SPI_BF(PCS, ~(0x01 << chip_select)) in cs_activate()
447 mr = SPI_BFINS(PCS, ~(1 << chip_select), mr); in cs_activate()
468 if (~SPI_BFEXT(PCS, mr) & (1 << chip_select)) { in cs_deactivate()
469 mr = SPI_BFINS(PCS, 0xf, mr); in cs_deactivate()
/linux-6.12.1/drivers/net/ethernet/mellanox/mlx4/
Den_port.h331 __be64 PCS; member
Den_port.c310 stats->rx_errors = be64_to_cpu(mlx4_en_stats->PCS) + in mlx4_en_DUMP_ETH_STATS()
/linux-6.12.1/drivers/net/ethernet/stmicro/stmmac/
DKconfig155 converter PCS device.
/linux-6.12.1/sound/pci/
DKconfig605 FM801 chip with a TEA5757 tuner (MediaForte SF256-PCS, SF256-PCP and
/linux-6.12.1/Documentation/sound/
Dalsa-configuration.rst909 1 = MediaForte 256-PCS,
/linux-6.12.1/
DMAINTAINERS13526 LYNX PCS MODULE
14416 MEDIATEK ETHERNET PCS DRIVER