| /linux-6.12.1/include/dt-bindings/clock/ |
| D | samsung,s3c64xx-clock.h | 82 #define PCLK_PWM 67 macro
|
| D | rk3036-cru.h | 71 #define PCLK_PWM 350 macro
|
| D | exynos7-clk.h | 87 #define PCLK_PWM 10 macro
|
| D | rk3128-cru.h | 112 #define PCLK_PWM 350 macro
|
| D | rk3228-cru.h | 111 #define PCLK_PWM 350 macro
|
| D | rv1108-cru.h | 120 #define PCLK_PWM 269 macro
|
| D | rk3288-cru.h | 142 #define PCLK_PWM 350 macro
|
| D | rk3328-cru.h | 145 #define PCLK_PWM 214 macro
|
| /linux-6.12.1/arch/arm/boot/dts/rockchip/ |
| D | rk3036.dtsi | 438 clocks = <&cru PCLK_PWM>;
448 clocks = <&cru PCLK_PWM>;
458 clocks = <&cru PCLK_PWM>;
468 clocks = <&cru PCLK_PWM>;
|
| D | rv1108.dtsi | 199 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
210 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
221 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
232 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
| D | rk322x.dtsi | 444 clocks = <&cru PCLK_PWM>;
454 clocks = <&cru PCLK_PWM>;
464 clocks = <&cru PCLK_PWM>;
474 clocks = <&cru PCLK_PWM>;
|
| D | rk3128.dtsi | 684 clocks = <&cru PCLK_PWM>;
694 clocks = <&cru PCLK_PWM>;
704 clocks = <&cru PCLK_PWM>;
714 clocks = <&cru PCLK_PWM>;
|
| /linux-6.12.1/drivers/clk/samsung/ |
| D | clk-s3c64xx.c | 238 GATE_BUS(PCLK_PWM, "pclk_pwm", "pclk", PCLK_GATE, 7),
343 ALIAS(PCLK_PWM, NULL, "timers"),
|
| D | clk-exynos7.c | 670 GATE(PCLK_PWM, "pclk_pwm", "mout_aclk_peric0_66_user",
|
| /linux-6.12.1/arch/arm/boot/dts/samsung/ |
| D | s3c64xx.dtsi | 170 clocks = <&clocks PCLK_PWM>;
|
| /linux-6.12.1/drivers/clk/rockchip/ |
| D | clk-rk3036.c | 414 GATE(PCLK_PWM, "pclk_pwm", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 10, GFLAGS),
|
| D | clk-rk3128.c | 505 GATE(PCLK_PWM, "pclk_pwm", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 10, GFLAGS),
|
| D | clk-rk3228.c | 608 GATE(PCLK_PWM, "pclk_rk_pwm", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 7, GFLAGS),
|
| D | clk-rv1108.c | 630 GATE(PCLK_PWM, "pclk_pwm", "pclk_bus_pre", 0,
|
| D | clk-rk3328.c | 778 GATE(PCLK_PWM, "pclk_rk_pwm", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 6, GFLAGS),
|
| D | clk-rk3288.c | 683 GATE(PCLK_PWM, "pclk_pwm", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 0, GFLAGS),
|
| /linux-6.12.1/arch/arm64/boot/dts/rockchip/ |
| D | rk3328.dtsi | 485 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
496 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
507 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
518 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
| /linux-6.12.1/arch/arm64/boot/dts/exynos/ |
| D | exynos7.dtsi | 633 clocks = <&clock_peric0 PCLK_PWM>;
|