Home
last modified time | relevance | path

Searched refs:PCLK_I2C4 (Results 1 – 21 of 21) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Drk3188-cru-common.h92 #define PCLK_I2C4 340 macro
Drk3368-cru.h120 #define PCLK_I2C4 336 macro
Drk3288-cru.h128 #define PCLK_I2C4 336 macro
Dpx30-cru.h161 #define PCLK_I2C4 338 macro
Drockchip,rk3576-cru.h125 #define PCLK_I2C4 107 macro
Drockchip,rv1126-cru.h319 #define PCLK_I2C4 257 macro
Drockchip,rk3588-cru.h141 #define PCLK_I2C4 126 macro
Drk3568-cru.h397 #define PCLK_I2C4 333 macro
/linux-6.12.1/arch/arm/boot/dts/rockchip/
Drk3xxx.dtsi412 clocks = <&cru PCLK_I2C4>;
Drk3288.dtsi363 clocks = <&cru PCLK_I2C4>;
/linux-6.12.1/drivers/clk/rockchip/
Dclk-rk3188.c526 GATE(PCLK_I2C4, "pclk_i2c4", "pclk_peri", 0, RK2928_CLKGATE_CON(8), 8, GFLAGS),
Dclk-rk3368.c793 GATE(PCLK_I2C4, "pclk_i2c4", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 13, GFLAGS),
Dclk-rk3288.c741 GATE(PCLK_I2C4, "pclk_i2c4", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 15, GFLAGS),
Dclk-px30.c855 GATE(PCLK_I2C4, "pclk_i2c4", "pclk_bus_pre", 0, PX30_CLKGATE_CON(14), 14, GFLAGS),
Dclk-rv1126.c523 GATE(PCLK_I2C4, "pclk_i2c4", "pclk_pdbus", 0,
Dclk-rk3568.c1347 GATE(PCLK_I2C4, "pclk_i2c4", "pclk_bus", 0,
Dclk-rk3576.c585 GATE(PCLK_I2C4, "pclk_i2c4", "pclk_bus_root", 0,
Dclk-rk3588.c1133 GATE(PCLK_I2C4, "pclk_i2c4", "pclk_top_root", 0,
/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3368.dtsi308 clocks = <&cru PCLK_I2C4>;
Drk356x.dtsi1305 clocks = <&cru CLK_I2C4>, <&cru PCLK_I2C4>;
Drk3588-base.dtsi2080 clocks = <&cru CLK_I2C4>, <&cru PCLK_I2C4>;