Home
last modified time | relevance | path

Searched refs:PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dnbio_v2_3.c366 data &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbio_v2_3_enable_aspm()
373 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbio_v2_3_enable_aspm()
412 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbio_v2_3_program_aspm()
484 data &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbio_v2_3_program_aspm()
Dnbif_v6_3_1.c353 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbif_v6_3_1_program_aspm()
425 data &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbif_v6_3_1_program_aspm()
Dnbio_v4_3.c399 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbio_v4_3_program_aspm()
464 data &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbio_v4_3_program_aspm()
Dnbio_v6_1.c313 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbio_v6_1_program_aspm()
Dcik.c1721 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in cik_program_aspm()
1727 data &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in cik_program_aspm()
Dnbio_v7_4.c712 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in nbio_v7_4_program_aspm()
Dvi.c1115 data &= ~PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in vi_enable_aspm()
1136 data |= PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK; in vi_program_aspm()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/pcie/
Dpcie_6_1_0_sh_mask.h615 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/bif/
Dbif_3_0_sh_mask.h7058 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK 0x00010000L macro
Dbif_4_1_sh_mask.h3013 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK 0x10000 macro
Dbif_5_0_sh_mask.h10745 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK 0x10000 macro
Dbif_5_1_sh_mask.h3967 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK 0x10000 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_7_4_sh_mask.h42586 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK macro
Dnbio_4_3_0_sh_mask.h31482 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK macro
Dnbio_2_3_sh_mask.h53729 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK macro
Dnbio_6_1_sh_mask.h37946 #define PCIE_LC_CNTL__LC_PMI_TO_L1_DIS_MASK macro