Home
last modified time | relevance | path

Searched refs:PCH_DREF_CONTROL (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/i915/display/
Dintel_pch_refclk.c555 val = intel_de_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
615 intel_de_write(dev_priv, PCH_DREF_CONTROL, val); in ilk_init_pch_refclk()
616 intel_de_posting_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
634 intel_de_write(dev_priv, PCH_DREF_CONTROL, val); in ilk_init_pch_refclk()
635 intel_de_posting_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
645 intel_de_write(dev_priv, PCH_DREF_CONTROL, val); in ilk_init_pch_refclk()
646 intel_de_posting_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
659 intel_de_write(dev_priv, PCH_DREF_CONTROL, val); in ilk_init_pch_refclk()
660 intel_de_posting_read(dev_priv, PCH_DREF_CONTROL); in ilk_init_pch_refclk()
Dintel_dpll_mgr.c551 val = intel_de_read(i915, PCH_DREF_CONTROL); in ibx_assert_pch_refclk_enabled()
Dintel_display.c2610 PCH_DREF_CONTROL) & in intel_panel_sanitize_ssc()
/linux-6.12.1/drivers/gpu/drm/i915/
Dintel_gvt_mmio_table.c394 MMIO_D(PCH_DREF_CONTROL); in iterate_generic_mmio()
Di915_reg.h3110 #define PCH_DREF_CONTROL _MMIO(0xC6200) macro