Home
last modified time | relevance | path

Searched refs:PAGE_PRESENT_MASK (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/accel/habanalabs/common/mmu/
Dmmu_v1.c81 pte_val = (hop1_addr & HOP_PHYS_ADDR_MASK) | PAGE_PRESENT_MASK; in dram_default_mapping_init()
84 pte_val = (hop2_addr & HOP_PHYS_ADDR_MASK) | PAGE_PRESENT_MASK; in dram_default_mapping_init()
91 PAGE_PRESENT_MASK; in dram_default_mapping_init()
98 LAST_MASK | PAGE_PRESENT_MASK; in dram_default_mapping_init()
269 PAGE_PRESENT_MASK; in hl_mmu_v1_unmap()
277 if (!(curr_pte & PAGE_PRESENT_MASK)) { in hl_mmu_v1_unmap()
288 if (!(curr_pte & PAGE_PRESENT_MASK)) in hl_mmu_v1_unmap()
371 PAGE_PRESENT_MASK; in hl_mmu_v1_map()
388 } else if (curr_pte & PAGE_PRESENT_MASK) { in hl_mmu_v1_map()
403 | PAGE_PRESENT_MASK; in hl_mmu_v1_map()
[all …]
Dmmu_v2.c110 if (!(curr_pte & PAGE_PRESENT_MASK)) in hl_mmu_v2_unmap()
181 if (curr_pte & PAGE_PRESENT_MASK) { in hl_mmu_v2_map()
196 | mmu_prop->last_mask | PAGE_PRESENT_MASK; in hl_mmu_v2_map()
204 curr_pte = (hop_addr[i] & HOP_PHYS_ADDR_MASK) | PAGE_PRESENT_MASK; in hl_mmu_v2_map()
295 if (!(hops->hop_info[i].hop_pte_val & PAGE_PRESENT_MASK)) in hl_mmu_v2_get_tlb_info()
306 if (!(hops->hop_info[i].hop_pte_val & PAGE_PRESENT_MASK)) in hl_mmu_v2_get_tlb_info()
Dmmu_v2_hr.c167 if (!(curr_pte & PAGE_PRESENT_MASK)) in _hl_mmu_v2_hr_unmap()
261 if (curr_pte & PAGE_PRESENT_MASK) { in _hl_mmu_v2_hr_map()
278 | PAGE_PRESENT_MASK; in _hl_mmu_v2_hr_map()
288 PAGE_PRESENT_MASK; in _hl_mmu_v2_hr_map()
Dmmu.c723 return (curr_pte & PAGE_PRESENT_MASK) ? (curr_pte & HOP_PHYS_ADDR_MASK) : ULLONG_MAX; in hl_mmu_get_next_hop_addr()
1197 if (!(hops->hop_info[i].hop_pte_val & PAGE_PRESENT_MASK)) in hl_mmu_hr_get_tlb_info()
/linux-6.12.1/drivers/accel/habanalabs/include/hw_ip/mmu/
Dmmu_general.h24 #define PAGE_PRESENT_MASK 0x0000000000001ull macro