Home
last modified time | relevance | path

Searched refs:OTG_GLOBAL_CONTROL1 (Results 1 – 11 of 11) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn20/
Ddcn20_optc.c313 REG_UPDATE(OTG_GLOBAL_CONTROL1, in optc2_align_vblanks()
315 REG_UPDATE_2(OTG_GLOBAL_CONTROL1, in optc2_align_vblanks()
359 REG_UPDATE(OTG_GLOBAL_CONTROL1, in optc2_align_vblanks()
361 REG_UPDATE_2(OTG_GLOBAL_CONTROL1, in optc2_align_vblanks()
415 REG_UPDATE(OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_EN, 1); in optc2_lock_doublebuffer_enable()
424 REG_UPDATE_2(OTG_GLOBAL_CONTROL1, in optc2_lock_doublebuffer_enable()
440 REG_UPDATE_2(OTG_GLOBAL_CONTROL1, in optc2_lock_doublebuffer_disable()
449 REG_UPDATE(OTG_GLOBAL_CONTROL1, MASTER_UPDATE_LOCK_DB_EN, 0); in optc2_lock_doublebuffer_disable()
Ddcn20_optc.h33 SRI(OTG_GLOBAL_CONTROL1, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn201/
Ddcn201_optc.h33 SRI(OTG_GLOBAL_CONTROL1, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn30/
Ddcn30_optc.c80 REG_UPDATE_2(OTG_GLOBAL_CONTROL1, in optc3_lock_doublebuffer_enable()
109 REG_UPDATE_2(OTG_GLOBAL_CONTROL1, in optc3_lock_doublebuffer_disable()
Ddcn30_optc.h39 SRI(OTG_GLOBAL_CONTROL1, OTG, inst),\
99 SRI(OTG_GLOBAL_CONTROL1, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn314/
Ddcn314_optc.h38 SRI(OTG_GLOBAL_CONTROL1, OTG, inst),\
89 SRI(OTG_GLOBAL_CONTROL1, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn31/
Ddcn31_optc.h37 SRI(OTG_GLOBAL_CONTROL1, OTG, inst),\
88 SRI(OTG_GLOBAL_CONTROL1, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn35/
Ddcn35_resource.h223 SRI_ARR(OTG_GLOBAL_CONTROL1, OTG, inst),\
294 SRI_ARR(OTG_GLOBAL_CONTROL1, OTG, inst),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn401/
Ddcn401_resource.h483 SRI_ARR(OTG_GLOBAL_CONTROL1, OTG, inst), \
527 SRI_ARR(OTG_GLOBAL_CONTROL1, OTG, inst), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/optc/dcn10/
Ddcn10_optc.h102 uint32_t OTG_GLOBAL_CONTROL1; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn32/
Ddcn32_resource.h1001 SRI_ARR(OTG_GLOBAL_CONTROL1, OTG, inst), \
1045 SRI_ARR(OTG_GLOBAL_CONTROL1, OTG, inst), \