Home
last modified time | relevance | path

Searched refs:NumDispClkLevelsEnabled (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
Dsmu14_driver_if_v14_0_0.h134 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
165 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
Dsmu13_driver_if_v13_0_5.h120 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
Dsmu13_driver_if_yellow_carp.h132 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
Dsmu11_driver_if_vangogh.h145 uint8_t NumDispClkLevelsEnabled; //applies to both dispclk and dppclk member
Dsmu13_driver_if_v13_0_4.h133 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
Ddcn31_clk_mgr.c586 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS && in dcn31_clk_mgr_helper_populate_bw_params()
587 clock_table->NumDispClkLevelsEnabled <= NUM_DPPCLK_DPM_LEVELS) { in dcn31_clk_mgr_helper_populate_bw_params()
588 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled); in dcn31_clk_mgr_helper_populate_bw_params()
589 max_dppclk = find_max_clk_value(clock_table->DppClocks, clock_table->NumDispClkLevelsEnabled); in dcn31_clk_mgr_helper_populate_bw_params()
757 smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled, in dcn31_clk_mgr_construct()
768 for (i = 0; i < smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled; i++) { in dcn31_clk_mgr_construct()
Ddcn31_smu.h141 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
Ddcn314_clk_mgr.c639 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS && in dcn314_clk_mgr_helper_populate_bw_params()
640 clock_table->NumDispClkLevelsEnabled <= NUM_DPPCLK_DPM_LEVELS) { in dcn314_clk_mgr_helper_populate_bw_params()
641 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled); in dcn314_clk_mgr_helper_populate_bw_params()
642 max_dppclk = find_max_clk_value(clock_table->DppClocks, clock_table->NumDispClkLevelsEnabled); in dcn314_clk_mgr_helper_populate_bw_params()
867 smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled, in dcn314_clk_mgr_construct()
878 for (i = 0; i < smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled; i++) { in dcn314_clk_mgr_construct()
Ddcn314_smu.h60 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
Ddcn35_clk_mgr.c821 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS && in dcn35_clk_mgr_helper_populate_bw_params()
822 clock_table->NumDispClkLevelsEnabled <= NUM_DPPCLK_DPM_LEVELS) { in dcn35_clk_mgr_helper_populate_bw_params()
824 clock_table->NumDispClkLevelsEnabled); in dcn35_clk_mgr_helper_populate_bw_params()
826 clock_table->NumDispClkLevelsEnabled); in dcn35_clk_mgr_helper_populate_bw_params()
901 bw_params->clk_table.num_entries_per_clk.num_dispclk_levels = clock_table->NumDispClkLevelsEnabled; in dcn35_clk_mgr_helper_populate_bw_params()
902 bw_params->clk_table.num_entries_per_clk.num_dppclk_levels = clock_table->NumDispClkLevelsEnabled; in dcn35_clk_mgr_helper_populate_bw_params()
1164 smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled, in dcn35_clk_mgr_construct()
1176 for (i = 0; i < smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled; i++) { in dcn35_clk_mgr_construct()
Ddcn35_smu.h117 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/
Ddcn316_clk_mgr.c509 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS && in dcn316_clk_mgr_helper_populate_bw_params()
510 clock_table->NumDispClkLevelsEnabled <= NUM_DPPCLK_DPM_LEVELS) { in dcn316_clk_mgr_helper_populate_bw_params()
511 max_dispclk = find_max_clk_value(clock_table->DispClocks, clock_table->NumDispClkLevelsEnabled); in dcn316_clk_mgr_helper_populate_bw_params()
512 max_dppclk = find_max_clk_value(clock_table->DppClocks, clock_table->NumDispClkLevelsEnabled); in dcn316_clk_mgr_helper_populate_bw_params()
Ddcn316_smu.h87 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/
Ddcn315_smu.h79 uint8_t NumDispClkLevelsEnabled; //Applies to both Dispclk and Dppclk member
Ddcn315_clk_mgr.c532 …table.entries[i-1].dispclk_mhz = clock_table->DispClocks[clock_table->NumDispClkLevelsEnabled - 1]; in dcn315_clk_mgr_helper_populate_bw_params()
533 …k_table.entries[i-1].dppclk_mhz = clock_table->DppClocks[clock_table->NumDispClkLevelsEnabled - 1]; in dcn315_clk_mgr_helper_populate_bw_params()
683 smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled, in dcn315_clk_mgr_construct()
694 for (i = 0; i < smu_dpm_clks.dpm_clks->NumDispClkLevelsEnabled; i++) { in dcn315_clk_mgr_construct()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn301/
Ddcn301_smu.h116 uint8_t NumDispClkLevelsEnabled; //applies to both dispclk and dppclk member