| /linux-6.12.1/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/ |
| D | smu14_driver_if_v14_0_0.h | 100 #define NUM_DISPCLK_DPM_LEVELS 8 macro
122 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
151 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | smu13_driver_if_v13_0_5.h | 44 #define NUM_DISPCLK_DPM_LEVELS 4 macro
112 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | smu13_driver_if_yellow_carp.h | 104 #define NUM_DISPCLK_DPM_LEVELS 8 macro
123 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | smu11_driver_if_vangogh.h | 104 #define NUM_DISPCLK_DPM_LEVELS 7 macro
129 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | smu13_driver_if_v13_0_4.h | 105 #define NUM_DISPCLK_DPM_LEVELS 8 macro
124 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | smu11_driver_if_navi10.h | 43 #define NUM_DISPCLK_DPM_LEVELS 8 macro
57 #define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)
591 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
|
| D | smu11_driver_if_sienna_cichlid.h | 42 #define NUM_DISPCLK_DPM_LEVELS 8 macro
60 #define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)
687 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
1047 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
|
| D | smu13_driver_if_v13_0_0.h | 37 #define NUM_DISPCLK_DPM_LEVELS 8 macro
1046 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
1406 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
|
| D | smu13_driver_if_v13_0_7.h | 38 #define NUM_DISPCLK_DPM_LEVELS 8 macro
1055 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
1399 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
|
| D | smu14_driver_if_v14_0.h | 35 #define NUM_DISPCLK_DPM_LEVELS 8 macro
1146 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
1631 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ]; // In MHz
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn315/ |
| D | dcn315_smu.h | 33 #define NUM_DISPCLK_DPM_LEVELS 4 macro
71 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn316/ |
| D | dcn316_smu.h | 33 #define NUM_DISPCLK_DPM_LEVELS 8 macro
79 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | dcn316_clk_mgr.c | 509 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS && in dcn316_clk_mgr_helper_populate_bw_params()
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/ |
| D | dcn35_smu.h | 77 #define NUM_DISPCLK_DPM_LEVELS 8 macro
105 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | dcn35_clk_mgr.c | 821 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS && in dcn35_clk_mgr_helper_populate_bw_params()
891 find_max_clk_value(clock_table->DispClocks, NUM_DISPCLK_DPM_LEVELS); in dcn35_clk_mgr_helper_populate_bw_params()
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/ |
| D | dcn31_smu.h | 106 #define NUM_DISPCLK_DPM_LEVELS 8 macro
132 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | dcn31_clk_mgr.c | 586 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS && in dcn31_clk_mgr_helper_populate_bw_params()
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/ |
| D | dcn314_smu.h | 51 uint32_t DispClocks[NUM_DISPCLK_DPM_LEVELS];
|
| D | dcn314_clk_mgr.c | 639 if (clock_table->NumDispClkLevelsEnabled <= NUM_DISPCLK_DPM_LEVELS && in dcn314_clk_mgr_helper_populate_bw_params()
703 …table.entries[i].dispclk_mhz = find_max_clk_value(clock_table->DispClocks, NUM_DISPCLK_DPM_LEVELS); in dcn314_clk_mgr_helper_populate_bw_params()
|
| /linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/ |
| D | smu9_driver_if.h | 43 #define NUM_DISPCLK_DPM_LEVELS 8 macro
56 #define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)
315 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ];
|
| /linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/inc/ |
| D | smu11_driver_if.h | 45 #define NUM_DISPCLK_DPM_LEVELS 8 macro
60 #define MAX_DISPCLK_DPM_LEVEL (NUM_DISPCLK_DPM_LEVELS - 1)
428 uint16_t FreqTableDispclk [NUM_DISPCLK_DPM_LEVELS ];
|
| /linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
| D | vega20_processpptables.c | 344 for (i = 0; i < NUM_DISPCLK_DPM_LEVELS; i++)
|