Home
last modified time | relevance | path

Searched refs:MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 (Results 1 – 12 of 12) sorted by relevance

/linux-6.12.1/arch/arm/boot/dts/nxp/imx/
Dimx6ul-pico-pi.dts88 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x10b0
Dimx6ul-pico-hobbit.dts91 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x10b0
Dmba6ulx.dtsi534 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x0001b099
549 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x0001b099
564 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x0001b099
Dimx6ul-phytec-segin-peb-av-02.dtsi108 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x1b0b0
Dimx6ulz-bsh-smm-m2.dts146 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x1b0b1 /* WL_HOST_WAKE - WIFI_GPIO_0 - OOB IRQ */
Dimx6ull-phytec-tauri.dtsi357 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x79
416 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x17059
Dimx6ul-imx6ull-opos6uldev.dtsi227 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x0b0b0
Dimx6ull-dhcor-maveo-box.dts259 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x400120b0 /* BT_REG_ON */
Dimx6ul-isiot.dtsi327 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x1b0b0
Dimx6ul-pinfunc.h186 #define MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x008c 0x0318 0x0000 5 0 macro
Dimx6ull-tarragon-common.dtsi595 MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0xb0
Dimx6ull-dhcom-som.dtsi348 fsl,pins = <MX6UL_PAD_UART1_CTS_B__GPIO1_IO18 0x400120b0>;