Home
last modified time | relevance | path

Searched refs:MPLL_FUNC_CNTL_1 (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Diceland_smumgr.c1077 MPLL_FUNC_CNTL_1, CLKF, mpll_param.mpll_fb_divider.cl_kf); in iceland_calculate_mclk_params()
1079 MPLL_FUNC_CNTL_1, CLKFRAC, mpll_param.mpll_fb_divider.clk_frac); in iceland_calculate_mclk_params()
1081 MPLL_FUNC_CNTL_1, VCO_MODE, mpll_param.vco_mode); in iceland_calculate_mclk_params()
Dci_smumgr.c1053 MPLL_FUNC_CNTL_1, CLKF, mpll_param.mpll_fb_divider.cl_kf); in ci_calculate_mclk_params()
1055 MPLL_FUNC_CNTL_1, CLKFRAC, mpll_param.mpll_fb_divider.clk_frac); in ci_calculate_mclk_params()
1057 MPLL_FUNC_CNTL_1, VCO_MODE, mpll_param.vco_mode); in ci_calculate_mclk_params()
Dtonga_smumgr.c823 MPLL_FUNC_CNTL_1, CLKF, in tonga_calculate_mclk_params()
826 MPLL_FUNC_CNTL_1, CLKFRAC, in tonga_calculate_mclk_params()
829 MPLL_FUNC_CNTL_1, VCO_MODE, in tonga_calculate_mclk_params()
/linux-6.12.1/drivers/gpu/drm/radeon/
Dsid.h615 #define MPLL_FUNC_CNTL_1 0x2bb8 macro
Dcikd.h738 #define MPLL_FUNC_CNTL_1 0x2bb8 macro
Dci_dpm.c1849 pi->clock_registers.mpll_func_cntl_1 = RREG32(MPLL_FUNC_CNTL_1); in ci_read_clock_registers()
Dsi_dpm.c3519 si_pi->clock_registers.mpll_func_cntl_1 = RREG32(MPLL_FUNC_CNTL_1); in si_read_clock_registers()
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dsid.h616 #define MPLL_FUNC_CNTL_1 0xAEE macro
/linux-6.12.1/drivers/gpu/drm/amd/pm/legacy-dpm/
Dsi_dpm.c4037 si_pi->clock_registers.mpll_func_cntl_1 = RREG32(MPLL_FUNC_CNTL_1); in si_read_clock_registers()