Home
last modified time | relevance | path

Searched refs:MP1_BASE__INST0_SEG3 (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
Ddcn314_smu.c41 #define MP1_BASE__INST0_SEG3 0x00E00000 macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
Ddcn35_smu.c41 #define MP1_BASE__INST0_SEG3 0x00E00000 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/
Dcyan_skillfish_ip_offset.h462 #define MP1_BASE__INST0_SEG3 0 macro
Dnavi10_ip_offset.h522 #define MP1_BASE__INST0_SEG3 0 macro
Dvega20_ip_offset.h547 #define MP1_BASE__INST0_SEG3 0 macro
Dnavi14_ip_offset.h700 #define MP1_BASE__INST0_SEG3 0x00E40000 macro
Dnavi12_ip_offset.h700 #define MP1_BASE__INST0_SEG3 0x00F00000 macro
Ddimgrey_cavefish_ip_offset.h707 #define MP1_BASE__INST0_SEG3 0x00F00000 macro
Dsienna_cichlid_ip_offset.h707 #define MP1_BASE__INST0_SEG3 0x00E40000 macro
Dbeige_goby_ip_offset.h834 #define MP1_BASE__INST0_SEG3 0x00E40000 macro
Drenoir_ip_offset.h950 #define MP1_BASE__INST0_SEG3 0x00EC0000 macro
Dvega10_ip_offset.h366 #define MP1_BASE__INST0_SEG3 0 macro
Dvangogh_ip_offset.h957 #define MP1_BASE__INST0_SEG3 0x00E00000 macro
Dyellow_carp_offset.h878 #define MP1_BASE__INST0_SEG3 0x00E00000 macro
Darct_ip_offset.h695 #define MP1_BASE__INST0_SEG3 0x00E80000 macro
Daldebaran_ip_offset.h1006 #define MP1_BASE__INST0_SEG3 0x00E40000 macro