Home
last modified time | relevance | path

Searched refs:MP1_BASE__INST0_SEG0 (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
Ddcn314_smu.c38 #define MP1_BASE__INST0_SEG0 0x00016000 macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
Ddcn35_smu.c38 #define MP1_BASE__INST0_SEG0 0x00016000 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/
Dcyan_skillfish_ip_offset.h459 #define MP1_BASE__INST0_SEG0 0x00016000 macro
Dnavi10_ip_offset.h519 #define MP1_BASE__INST0_SEG0 0x00016000 macro
Dvega20_ip_offset.h544 #define MP1_BASE__INST0_SEG0 0x00016000 macro
Dnavi14_ip_offset.h697 #define MP1_BASE__INST0_SEG0 0x00016000 macro
Dnavi12_ip_offset.h697 #define MP1_BASE__INST0_SEG0 0x00016200 macro
Ddimgrey_cavefish_ip_offset.h704 #define MP1_BASE__INST0_SEG0 0x00016200 macro
Dsienna_cichlid_ip_offset.h704 #define MP1_BASE__INST0_SEG0 0x00016000 macro
Dbeige_goby_ip_offset.h831 #define MP1_BASE__INST0_SEG0 0x00016000 macro
Drenoir_ip_offset.h947 #define MP1_BASE__INST0_SEG0 0x00016200 macro
Dvega10_ip_offset.h363 #define MP1_BASE__INST0_SEG0 0x00016200 macro
Dvangogh_ip_offset.h954 #define MP1_BASE__INST0_SEG0 0x00016000 macro
Dyellow_carp_offset.h875 #define MP1_BASE__INST0_SEG0 0x00016000 macro
Darct_ip_offset.h692 #define MP1_BASE__INST0_SEG0 0x00012020 macro
Daldebaran_ip_offset.h1003 #define MP1_BASE__INST0_SEG0 0x00016000 macro