Home
last modified time | relevance | path

Searched refs:MCIF_WB_BUFMGR_VCE_CONTROL (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/mmhubbub/dcn20/
Ddcn20_mmhubbub.c199 REG_UPDATE(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, params->slice_lines-1); in mmhubbub2_config_mcif_arb()
217 REG_UPDATE(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_INT_EN, params->vce_int_en); in mmhubbub2_config_mcif_irq()
219 …REG_UPDATE(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_SLICE_INT_EN, params->vce_slice_int_en); in mmhubbub2_config_mcif_irq()
Ddcn20_mmhubbub.h65 SRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\
447 uint32_t MCIF_WB_BUFMGR_VCE_CONTROL;\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_mmhubbub.h56 SRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\
107 SRI2(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\
355 SF(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_SLICE_INT_EN, mask_sh),\
356 SF(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, mask_sh),\
Ddcn30_mmhubbub.c206 REG_UPDATE(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, params->slice_lines-1); in mmhubbub3_config_mcif_arb()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_dwb.h76 SRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\
239 uint32_t MCIF_WB_BUFMGR_VCE_CONTROL; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/mmhubbub/dcn32/
Ddcn32_mmhubbub.h54 SRI2(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\
166 SF(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, mask_sh),\
Ddcn32_mmhubbub.c206 REG_UPDATE(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, params->slice_lines-1); in mmhubbub32_config_mcif_arb()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn32/
Ddcn32_resource.h690 SRI2_ARR(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst), \