Home
last modified time | relevance | path

Searched refs:LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK (Results 1 – 12 of 12) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h7655 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK 0x00000002L macro
Ddce_8_0_sh_mask.h3203 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK 0x2 macro
Ddce_10_0_sh_mask.h3125 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK 0x2 macro
Ddce_11_0_sh_mask.h3195 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK 0x2 macro
Ddce_11_2_sh_mask.h3443 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK 0x2 macro
Ddce_12_0_sh_mask.h9277 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK … macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dcn/
Ddcn_3_0_3_sh_mask.h21297 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK … macro
Ddcn_2_1_0_sh_mask.h43262 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK … macro
Ddcn_1_0_sh_mask.h40028 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK … macro
Ddcn_3_0_2_sh_mask.h42584 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK … macro
Ddcn_2_0_0_sh_mask.h48771 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK … macro
Ddcn_3_0_0_sh_mask.h49199 #define LVTMA_PWRSEQ_STATE__LVTMA_PWRSEQ_DIGON_MASK … macro