Home
last modified time | relevance | path

Searched refs:JH7110_SYSCLK_BUS_ROOT (Results 1 – 2 of 2) sorted by relevance

/linux-6.12.1/drivers/clk/starfive/
Dclk-starfive-jh7110-sys.c50 JH71X0__MUX(JH7110_SYSCLK_BUS_ROOT, "bus_root", 0, 2,
53 JH71X0__DIV(JH7110_SYSCLK_NOCSTG_BUS, "nocstg_bus", 3, JH7110_SYSCLK_BUS_ROOT),
54 JH71X0__DIV(JH7110_SYSCLK_AXI_CFG0, "axi_cfg0", 3, JH7110_SYSCLK_BUS_ROOT),
118 JH71X0__DIV(JH7110_SYSCLK_HIFI4_CORE, "hifi4_core", 15, JH7110_SYSCLK_BUS_ROOT),
141 JH71X0__DIV(JH7110_SYSCLK_VDEC_AXI, "vdec_axi", 7, JH7110_SYSCLK_BUS_ROOT),
143 JH71X0_GDIV(JH7110_SYSCLK_WAVE511_BPU, "wave511_bpu", 0, 7, JH7110_SYSCLK_BUS_ROOT),
/linux-6.12.1/include/dt-bindings/clock/
Dstarfive,jh7110-crg.h22 #define JH7110_SYSCLK_BUS_ROOT 5 macro