Home
last modified time | relevance | path

Searched refs:HNAE3_MAX_TC (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/net/ethernet/hisilicon/hns3/hns3pf/
Dhclge_dcb.c16 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_ieee_ets_to_tm_info()
53 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_tm_info_to_ieee_ets()
136 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_ets_sch_mode_validate()
Dhclge_tm.c646 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_vport_get_max_rss_size()
667 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_vport_get_tqp_num()
688 vport->qs_offset = HNAE3_MAX_TC + in hclge_tm_update_kinfo_rss_size()
733 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_tm_vport_tc_info_update()
809 for (; k < HNAE3_MAX_TC; k++) in hclge_tm_pg_info_init()
1006 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_tm_pri_q_qs_cfg_vnet_base()
1229 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_tm_ets_tc_dwrr_cfg()
1413 if (vport->vport_id >= HNAE3_MAX_TC) in hclge_tm_schd_mode_vnet_base_cfg()
Dhclge_tm.h101 u8 tc_weight[HNAE3_MAX_TC];
Dhclge_main.h356 u8 tc_dwrr[HNAE3_MAX_TC];
389 struct hclge_tc_info tc_info[HNAE3_MAX_TC];
Dhclge_debugfs.c1332 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_dbg_dump_tc()
1814 for (i = 0; i < HNAE3_MAX_TC; i++) { in hclge_dbg_dump_qos_pri_map()
Dhclge_main.c1519 if (hdev->tc_max > HNAE3_MAX_TC || in hclge_init_tc_config()
/linux-6.12.1/drivers/net/ethernet/hisilicon/hns3/
Dhnae3.h827 #define HNAE3_MAX_TC 8 macro
831 u16 tqp_count[HNAE3_MAX_TC];
832 u16 tqp_offset[HNAE3_MAX_TC];
Dhns3_enet.c2599 if (tc > HNAE3_MAX_TC) in hns3_setup_tc()