Searched refs:HDMI_ACR_CTS_44 (Results 1 – 16 of 16) sorted by relevance
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dce/ |
D | dce_stream_encoder.h | 184 SE_SF(HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\ 262 SE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\ 456 uint8_t HDMI_ACR_CTS_44; member 588 uint32_t HDMI_ACR_CTS_44; member
|
D | dce_stream_encoder.c | 1306 REG_UPDATE(HDMI_ACR_44_0, HDMI_ACR_CTS_44, audio_clock_info.cts_44khz); in dce110_se_setup_hdmi_audio()
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn32/ |
D | dcn32_dio_stream_encoder.h | 79 SE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn401/ |
D | dcn401_dio_stream_encoder.h | 81 SE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn10/ |
D | dcn10_stream_encoder.h | 254 SE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\ 470 type HDMI_ACR_CTS_44;\
|
D | dcn10_stream_encoder.c | 1292 REG_UPDATE(HDMI_ACR_44_0, HDMI_ACR_CTS_44, audio_clock_info.cts_44khz); in enc1_se_setup_hdmi_audio()
|
/linux-6.12.1/drivers/gpu/drm/radeon/ |
D | evergreen_hdmi.c | 92 WREG32(HDMI_ACR_44_0 + offset, HDMI_ACR_CTS_44(acr->cts_44_1khz)); in evergreen_hdmi_update_acr()
|
D | rv770d.h | 792 # define HDMI_ACR_CTS_44(x) (((x) & 0xfffff) << 12) macro
|
D | evergreend.h | 646 # define HDMI_ACR_CTS_44(x) (((x) & 0xfffff) << 12) macro
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn35/ |
D | dcn35_dio_stream_encoder.h | 159 SE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn30/ |
D | dcn30_dio_stream_encoder.h | 158 SE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\
|
D | dcn30_dio_stream_encoder.c | 797 REG_UPDATE(HDMI_ACR_44_0, HDMI_ACR_CTS_44, audio_clock_info.cts_44khz); in enc3_se_setup_hdmi_audio()
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dio/dcn314/ |
D | dcn314_dio_stream_encoder.h | 158 SE_SF(DIG0_HDMI_ACR_44_0, HDMI_ACR_CTS_44, mask_sh),\
|
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
D | dce_v6_0.c | 1450 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz); in dce_v6_0_audio_set_acr()
|
D | dce_v10_0.c | 1499 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz); in dce_v10_0_afmt_update_ACR()
|
D | dce_v11_0.c | 1548 tmp = REG_SET_FIELD(tmp, HDMI_ACR_44_0, HDMI_ACR_CTS_44, acr.cts_44_1khz); in dce_v11_0_afmt_update_ACR()
|