Home
last modified time | relevance | path

Searched refs:GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dce80/
Dirq_service_dce80.c125 GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
127 GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
128 ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK},\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dce60/
Dirq_service_dce60.c134 GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
136 GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
137 ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK},\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dce110/
Dirq_service_dce110.c121 GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
123 GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK,\
124 ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK},\
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dsid.h2102 #define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK 0x1 macro
Ddce_v6_0.c3045 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK); in dce_v6_0_set_pageflip_interrupt_state()
3048 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK); in dce_v6_0_set_pageflip_interrupt_state()
Ddce_v8_0.c3133 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK); in dce_v8_0_set_pageflip_interrupt_state()
3136 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK); in dce_v8_0_set_pageflip_interrupt_state()
Ddce_v10_0.c3141 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK); in dce_v10_0_set_pageflip_irq_state()
3144 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK); in dce_v10_0_set_pageflip_irq_state()
Ddce_v11_0.c3272 reg & ~GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK); in dce_v11_0_set_pageflip_irq_state()
3275 reg | GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK); in dce_v11_0_set_pageflip_irq_state()
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_sh_mask.h7297 #define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK 0x00000001L macro
Ddce_8_0_sh_mask.h4661 #define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK 0x1 macro
Ddce_10_0_sh_mask.h5195 #define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK 0x1 macro
Ddce_11_0_sh_mask.h5307 #define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK 0x1 macro
Ddce_11_2_sh_mask.h6387 #define GRPH_INTERRUPT_CONTROL__GRPH_PFLIP_INT_MASK_MASK 0x1 macro