/linux-6.12.1/drivers/gpu/drm/radeon/ |
D | ni.c | 1639 WREG32(GRBM_SOFT_RESET, (SOFT_RESET_CP | in cayman_cp_resume() 1645 RREG32(GRBM_SOFT_RESET); in cayman_cp_resume() 1647 WREG32(GRBM_SOFT_RESET, 0); in cayman_cp_resume() 1648 RREG32(GRBM_SOFT_RESET); in cayman_cp_resume() 1894 tmp = RREG32(GRBM_SOFT_RESET); in cayman_gpu_soft_reset() 1897 WREG32(GRBM_SOFT_RESET, tmp); in cayman_gpu_soft_reset() 1898 tmp = RREG32(GRBM_SOFT_RESET); in cayman_gpu_soft_reset() 1903 WREG32(GRBM_SOFT_RESET, tmp); in cayman_gpu_soft_reset() 1904 tmp = RREG32(GRBM_SOFT_RESET); in cayman_gpu_soft_reset()
|
D | evergreen.c | 3070 WREG32(GRBM_SOFT_RESET, (SOFT_RESET_CP | in evergreen_cp_resume() 3076 RREG32(GRBM_SOFT_RESET); in evergreen_cp_resume() 3078 WREG32(GRBM_SOFT_RESET, 0); in evergreen_cp_resume() 3079 RREG32(GRBM_SOFT_RESET); in evergreen_cp_resume() 3972 tmp = RREG32(GRBM_SOFT_RESET); in evergreen_gpu_soft_reset() 3975 WREG32(GRBM_SOFT_RESET, tmp); in evergreen_gpu_soft_reset() 3976 tmp = RREG32(GRBM_SOFT_RESET); in evergreen_gpu_soft_reset() 3981 WREG32(GRBM_SOFT_RESET, tmp); in evergreen_gpu_soft_reset() 3982 tmp = RREG32(GRBM_SOFT_RESET); in evergreen_gpu_soft_reset()
|
D | rv770.c | 1105 WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP); in rv770_cp_load_microcode() 1106 RREG32(GRBM_SOFT_RESET); in rv770_cp_load_microcode() 1108 WREG32(GRBM_SOFT_RESET, 0); in rv770_cp_load_microcode()
|
D | si.c | 3931 tmp = RREG32(GRBM_SOFT_RESET); in si_gpu_soft_reset() 3934 WREG32(GRBM_SOFT_RESET, tmp); in si_gpu_soft_reset() 3935 tmp = RREG32(GRBM_SOFT_RESET); in si_gpu_soft_reset() 3940 WREG32(GRBM_SOFT_RESET, tmp); in si_gpu_soft_reset() 3941 tmp = RREG32(GRBM_SOFT_RESET); in si_gpu_soft_reset() 5789 u32 tmp = RREG32(GRBM_SOFT_RESET); in si_rlc_reset() 5792 WREG32(GRBM_SOFT_RESET, tmp); in si_rlc_reset() 5795 WREG32(GRBM_SOFT_RESET, tmp); in si_rlc_reset()
|
D | r600.c | 2661 WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP); in r600_cp_load_microcode() 2662 RREG32(GRBM_SOFT_RESET); in r600_cp_load_microcode() 2664 WREG32(GRBM_SOFT_RESET, 0); in r600_cp_load_microcode() 2724 WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP); in r600_cp_resume() 2725 RREG32(GRBM_SOFT_RESET); in r600_cp_resume() 2727 WREG32(GRBM_SOFT_RESET, 0); in r600_cp_resume()
|
D | rv770d.h | 401 #define GRBM_SOFT_RESET 0x8020 macro
|
D | nid.h | 280 #define GRBM_SOFT_RESET 0x8020 macro
|
D | sid.h | 982 #define GRBM_SOFT_RESET 0x8020 macro
|
D | cikd.h | 1075 #define GRBM_SOFT_RESET 0x8020 macro
|
D | cik.c | 5009 tmp = RREG32(GRBM_SOFT_RESET); in cik_gpu_soft_reset() 5012 WREG32(GRBM_SOFT_RESET, tmp); in cik_gpu_soft_reset() 5013 tmp = RREG32(GRBM_SOFT_RESET); in cik_gpu_soft_reset() 5018 WREG32(GRBM_SOFT_RESET, tmp); in cik_gpu_soft_reset() 5019 tmp = RREG32(GRBM_SOFT_RESET); in cik_gpu_soft_reset()
|
D | evergreend.h | 828 #define GRBM_SOFT_RESET 0x8020 macro
|
D | r600d.h | 295 #define GRBM_SOFT_RESET 0x8020 macro
|
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
D | gfx_v8_0.c | 4057 WREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v8_0_rlc_reset() 4060 WREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v8_0_rlc_reset() 4940 GRBM_SOFT_RESET, SOFT_RESET_CP, 1); in gfx_v8_0_check_soft_reset() 4942 GRBM_SOFT_RESET, SOFT_RESET_GFX, 1); in gfx_v8_0_check_soft_reset() 4951 GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v8_0_check_soft_reset() 4956 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v8_0_check_soft_reset() 4958 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v8_0_check_soft_reset() 4960 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v8_0_check_soft_reset() 5000 if (REG_GET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, SOFT_RESET_CP) || in gfx_v8_0_pre_soft_reset() 5001 REG_GET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, SOFT_RESET_GFX)) in gfx_v8_0_pre_soft_reset() [all …]
|
D | gfx_v11_0.c | 2074 WREG32_FIELD15_PREREG(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v11_0_rlc_reset() 2076 WREG32_FIELD15_PREREG(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v11_0_rlc_reset() 4854 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v11_0_soft_reset() 4856 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v11_0_soft_reset() 4858 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v11_0_soft_reset() 4860 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v11_0_soft_reset() 4862 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v11_0_soft_reset() 4867 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v11_0_soft_reset() 4869 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v11_0_soft_reset() 4871 grbm_soft_reset = REG_SET_FIELD(grbm_soft_reset, GRBM_SOFT_RESET, in gfx_v11_0_soft_reset() [all …]
|
D | gfx_v9_4_3.c | 1507 WREG32_FIELD15_PREREG(GC, GET_INST(GC, xcc_id), GRBM_SOFT_RESET, in gfx_v9_4_3_xcc_rlc_reset() 1510 WREG32_FIELD15_PREREG(GC, GET_INST(GC, xcc_id), GRBM_SOFT_RESET, in gfx_v9_4_3_xcc_rlc_reset() 2439 GRBM_SOFT_RESET, SOFT_RESET_CP, 1); in gfx_v9_4_3_soft_reset() 2441 GRBM_SOFT_RESET, SOFT_RESET_GFX, 1); in gfx_v9_4_3_soft_reset() 2446 GRBM_SOFT_RESET, SOFT_RESET_CP, 1); in gfx_v9_4_3_soft_reset() 2453 GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v9_4_3_soft_reset()
|
D | gfx_v9_0.c | 3070 WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v9_0_rlc_reset() 3072 WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v9_0_rlc_reset() 4103 GRBM_SOFT_RESET, SOFT_RESET_CP, 1); in gfx_v9_0_soft_reset() 4105 GRBM_SOFT_RESET, SOFT_RESET_GFX, 1); in gfx_v9_0_soft_reset() 4110 GRBM_SOFT_RESET, SOFT_RESET_CP, 1); in gfx_v9_0_soft_reset() 4117 GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v9_0_soft_reset()
|
D | sid.h | 980 #define GRBM_SOFT_RESET 0x2008 macro
|
D | gfx_v10_0.c | 5324 WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v10_0_rlc_reset() 5326 WREG32_FIELD15(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v10_0_rlc_reset() 7512 GRBM_SOFT_RESET, SOFT_RESET_CP, in gfx_v10_0_soft_reset() 7515 GRBM_SOFT_RESET, SOFT_RESET_GFX, in gfx_v10_0_soft_reset() 7521 GRBM_SOFT_RESET, SOFT_RESET_CP, in gfx_v10_0_soft_reset() 7537 GRBM_SOFT_RESET, in gfx_v10_0_soft_reset() 7544 GRBM_SOFT_RESET, in gfx_v10_0_soft_reset()
|
D | gfx_v6_0.c | 2459 WREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v6_0_rlc_reset() 2461 WREG32_FIELD(GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v6_0_rlc_reset()
|
D | sdma_v5_2.c | 748 GRBM_SOFT_RESET, SOFT_RESET_SDMA0, in sdma_v5_2_soft_reset()
|
D | gfx_v12_0.c | 1787 WREG32_FIELD15_PREREG(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 1); in gfx_v12_0_rlc_reset() 1789 WREG32_FIELD15_PREREG(GC, 0, GRBM_SOFT_RESET, SOFT_RESET_RLC, 0); in gfx_v12_0_rlc_reset()
|