Home
last modified time | relevance | path

Searched refs:GEN8_3LVL_PDPES (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/i915/gvt/
Dgtt.h141 #define GVT_RING_CTX_NR_PDPS GEN8_3LVL_PDPES
Dgvt.h158 u64 i915_context_pdps[GEN8_3LVL_PDPES];
Dscheduler.c1302 for (i = 0; i < GEN8_3LVL_PDPES; i++) { in i915_context_ppgtt_root_restore()
1363 for (i = 0; i < GEN8_3LVL_PDPES; i++) { in i915_context_ppgtt_root_save()
Dcmd_parser.c865 u64 pdps[GEN8_3LVL_PDPES]; in cmd_pdp_mmio_update_handler()
/linux-6.12.1/drivers/gpu/drm/i915/gt/
Dgen8_ppgtt.c114 for (i = 0; i < GEN8_3LVL_PDPES; i++) { in gen8_ppgtt_notify_vgt()
899 GEM_BUG_ON(gen8_pd_top_count(vm) != GEN8_3LVL_PDPES); in gen8_preallocate_top_level_pdp()
901 for (idx = 0; idx < GEN8_3LVL_PDPES; idx++) { in gen8_preallocate_top_level_pdp()
Dintel_gtt.h133 #define GEN8_3LVL_PDPES 4 macro
Dintel_execlists_submission.c2748 cs = intel_ring_begin(rq, 4 * GEN8_3LVL_PDPES + 2); in emit_pdps()
2753 *cs++ = MI_LOAD_REGISTER_IMM(2 * GEN8_3LVL_PDPES) | MI_LRI_FORCE_POSTED; in emit_pdps()
2754 for (i = GEN8_3LVL_PDPES; i--; ) { in emit_pdps()