Home
last modified time | relevance | path

Searched refs:EXC (Results 1 – 11 of 11) sorted by relevance

/linux-6.12.1/arch/mips/cavium-octeon/
Docteon-memcpy.S74 #define EXC(inst_reg,addr,handler) \ macro
187 EXC( LOAD t0, UNIT(0)(src), l_exc)
188 EXC( LOAD t1, UNIT(1)(src), l_exc_copy)
189 EXC( LOAD t2, UNIT(2)(src), l_exc_copy)
190 EXC( LOAD t3, UNIT(3)(src), l_exc_copy)
192 EXC( STORE t0, UNIT(0)(dst), s_exc_p16u)
193 EXC( STORE t1, UNIT(1)(dst), s_exc_p15u)
194 EXC( STORE t2, UNIT(2)(dst), s_exc_p14u)
195 EXC( STORE t3, UNIT(3)(dst), s_exc_p13u)
196 EXC( LOAD t0, UNIT(4)(src), l_exc_copy)
[all …]
/linux-6.12.1/tools/perf/arch/riscv/util/
Driscv_exception_types.h24 #define EXC(x) {EXC_##x, #x } macro
27 EXC(INST_MISALIGNED), EXC(INST_ACCESS), EXC(INST_ILLEGAL), \
28 EXC(BREAKPOINT), EXC(LOAD_MISALIGNED), EXC(LOAD_ACCESS), \
29 EXC(STORE_MISALIGNED), EXC(STORE_ACCESS), EXC(SYSCALL), \
30 EXC(HYPERVISOR_SYSCALL), EXC(SUPERVISOR_SYSCALL), \
31 EXC(INST_PAGE_FAULT), EXC(LOAD_PAGE_FAULT), EXC(STORE_PAGE_FAULT), \
32 EXC(INST_GUEST_PAGE_FAULT), EXC(LOAD_GUEST_PAGE_FAULT), \
33 EXC(VIRTUAL_INST_FAULT), EXC(STORE_GUEST_PAGE_FAULT)
/linux-6.12.1/arch/sh/lib/
Dchecksum.S153 #define EXC(...) \ macro
195 EXC( mov.b @r4+,r1 )
196 EXC( mov.b @r4+,r0 )
198 EXC( mov.b r1,@r5 )
199 EXC( mov.b r0,@(1,r5) )
228 EXC( mov.w @r4+,r0 )
229 EXC( mov.w r0,@r5 )
244 EXC( mov.l @r4+,r0 )
245 EXC( mov.l @r4+,r1 )
247 EXC( mov.l r0,@r5 )
[all …]
/linux-6.12.1/arch/alpha/kernel/
Dtraps.c401 EXC(1b,3b,%1,%0) in do_entUna()
402 EXC(2b,3b,%2,%0) in do_entUna()
417 EXC(1b,3b,%1,%0) in do_entUna()
418 EXC(2b,3b,%2,%0) in do_entUna()
433 EXC(1b,3b,%1,%0) in do_entUna()
434 EXC(2b,3b,%2,%0) in do_entUna()
458 EXC(1b,5b,%2,%0) in do_entUna()
459 EXC(2b,5b,%1,%0) in do_entUna()
460 EXC(3b,5b,$31,%0) in do_entUna()
461 EXC(4b,5b,$31,%0) in do_entUna()
[all …]
/linux-6.12.1/arch/alpha/include/asm/
Duaccess.h39 #define EXC(label,cont,res,err) \ macro
88 EXC(1b,2b,%0,%1) \
95 EXC(1b,2b,%0,%1) \
102 EXC(1b,2b,%0,%1) \
109 EXC(1b,2b,%0,%1) \
154 EXC(1b,2b,$31,%0) \
161 EXC(1b,2b,$31,%0) \
168 EXC(1b,2b,$31,%0) \
175 EXC(1b,2b,$31,%0) \
Dfutex.h23 EXC(1b,3b,$31,%1) \
24 EXC(2b,3b,$31,%1) \
84 EXC(1b,3b,$31,%0) in futex_atomic_cmpxchg_inatomic()
85 EXC(2b,3b,$31,%0) in futex_atomic_cmpxchg_inatomic()
/linux-6.12.1/arch/mips/lib/
Dmemcpy.S115 #define EXC(insn, type, reg, addr, handler) \ macro
149 #define LOAD(reg, addr, handler) EXC(ld, LD_INSN, reg, addr, handler)
150 #define LOADL(reg, addr, handler) EXC(ldl, LD_INSN, reg, addr, handler)
151 #define LOADR(reg, addr, handler) EXC(ldr, LD_INSN, reg, addr, handler)
152 #define STOREL(reg, addr, handler) EXC(sdl, ST_INSN, reg, addr, handler)
153 #define STORER(reg, addr, handler) EXC(sdr, ST_INSN, reg, addr, handler)
154 #define STORE(reg, addr, handler) EXC(sd, ST_INSN, reg, addr, handler)
186 #define LOAD(reg, addr, handler) EXC(lw, LD_INSN, reg, addr, handler)
187 #define LOADL(reg, addr, handler) EXC(lwl, LD_INSN, reg, addr, handler)
188 #define LOADR(reg, addr, handler) EXC(lwr, LD_INSN, reg, addr, handler)
[all …]
Dcsum_partial.S346 #define EXC(insn, type, reg, addr) \ macro
372 #define LOAD(reg, addr) EXC(ld, LD_INSN, reg, addr)
373 #define LOADBU(reg, addr) EXC(lbu, LD_INSN, reg, addr)
374 #define LOADL(reg, addr) EXC(ldl, LD_INSN, reg, addr)
375 #define LOADR(reg, addr) EXC(ldr, LD_INSN, reg, addr)
376 #define STOREB(reg, addr) EXC(sb, ST_INSN, reg, addr)
377 #define STOREL(reg, addr) EXC(sdl, ST_INSN, reg, addr)
378 #define STORER(reg, addr) EXC(sdr, ST_INSN, reg, addr)
379 #define STORE(reg, addr) EXC(sd, ST_INSN, reg, addr)
392 #define LOAD(reg, addr) EXC(lw, LD_INSN, reg, addr)
[all …]
/linux-6.12.1/arch/x86/lib/
Dchecksum_32.S263 #define EXC(y...) \ macro
288 EXC(1: movw (%esi), %bx )
290 EXC( movw %bx, (%edi) )
/linux-6.12.1/arch/alpha/lib/
Dcsum_partial_copy.c49 EXC(1b,2b,%0,%1) \
/linux-6.12.1/arch/m68k/ifpsp060/src/
Dfpsp.S16162 # then, the SNAN bit is set in the FPSR EXC byte. If the SNAN trap #