Home
last modified time | relevance | path

Searched refs:DTBCLK_DTO_PHASE (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn32/
Ddcn32_dccg.c220 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], phase); in dccg32_set_dtbclk_dto()
243 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], 0); in dccg32_set_dtbclk_dto()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn314/
Ddcn314_dccg.c221 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], phase); in dccg314_set_dtbclk_dto()
245 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], 0); in dccg314_set_dtbclk_dto()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn31/
Ddcn31_dccg.c584 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], phase); in dccg31_set_dtbclk_dto()
606 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], 0); in dccg31_set_dtbclk_dto()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn35/
Ddcn35_dccg.c1381 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], phase); in dccg35_set_dtbclk_dto()
1420 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], 0); in dccg35_set_dtbclk_dto()
2275 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], phase); in dccg35_set_dtbclk_dto_cb()
2301 REG_WRITE(DTBCLK_DTO_PHASE[params->otg_inst], 0); in dccg35_set_dtbclk_dto_cb()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn20/
Ddcn20_dccg.h395 uint32_t DTBCLK_DTO_PHASE[MAX_PIPES]; member