Home
last modified time | relevance | path

Searched refs:DSCC_PPS_CONFIG2 (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
Ddcn401_dsc.c129 REG_GET(DSCC_PPS_CONFIG2, PIC_WIDTH, &s->dsc_pic_width); in dsc401_read_state()
130 REG_GET(DSCC_PPS_CONFIG2, PIC_HEIGHT, &s->dsc_pic_height); in dsc401_read_state()
289 REG_SET_2(DSCC_PPS_CONFIG2, 0, in dsc_write_to_registers()
Ddcn401_dsc.h214 uint32_t DSCC_PPS_CONFIG2; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
Ddcn20_dsc.c158 REG_GET(DSCC_PPS_CONFIG2, PIC_WIDTH, &s->dsc_pic_width); in dsc2_read_state()
159 REG_GET(DSCC_PPS_CONFIG2, PIC_HEIGHT, &s->dsc_pic_height); in dsc2_read_state()
649 REG_SET_2(DSCC_PPS_CONFIG2, 0, in dsc_write_to_registers()
Ddcn20_dsc.h43 SRI(DSCC_PPS_CONFIG2, DSCC, id),\
470 uint32_t DSCC_PPS_CONFIG2; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn401/
Ddcn401_resource.h427 SRI_ARR(DSCC_PPS_CONFIG2, DSCC, id), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn32/
Ddcn32_resource.h728 SRI_ARR(DSCC_PPS_CONFIG2, DSCC, id), \