Searched refs:DRRDisplay (Results 1 – 10 of 10) sorted by relevance
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| D | display_mode_vba_util_32.h | 591 bool DRRDisplay[],
684 bool DRRDisplay,
|
| D | display_mode_vba_util_32.c | 2921 bool DRRDisplay[], in dml32_UseMinimumDCFCLK() argument
3045 DRRDisplay[k], in dml32_UseMinimumDCFCLK()
3248 bool DRRDisplay, in dml32_CalculateTWait() argument
3260 !(SynchronizeDRRDisplaysForUCLKPStateChangeFinal && DRRDisplay)) { in dml32_CalculateTWait()
4499 (v->DRRDisplay[i] || v->DRRDisplay[j]))) { in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
|
| D | display_mode_vba_32.c | 756 mode_lib->vba.DRRDisplay[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3056 mode_lib->vba.DRRDisplay, in dml32_ModeSupportAndSystemConfigurationFull()
3262 mode_lib->vba.DRRDisplay[k], in dml32_ModeSupportAndSystemConfigurationFull()
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/ |
| D | dml2_utils.c | 46 dml_timing_array->DRRDisplay[dst_index] = dml_timing_array->DRRDisplay[src_index]; in dml2_util_copy_dml_timing()
|
| D | display_mode_core_structs.h | 557 dml_bool_t DRRDisplay[__DML_NUM_PLANES__]; member
1216 dml_bool_t *DRRDisplay; member
1283 dml_bool_t *DRRDisplay; member
|
| D | dml2_translation_helper.c | 732 out->DRRDisplay[location] = false; in populate_dml_timing_cfg_from_stream_state()
1157 dml_dispcfg->timing.DRRDisplay[0] = true; in apply_legacy_svp_drr_settings()
1162 dml_dispcfg->timing.DRRDisplay[i] = true; in apply_legacy_svp_drr_settings()
|
| D | display_mode_core.c | 279 dml_bool_t DRRDisplay,
1742 dml_bool_t DRRDisplay, in CalculateTWait() argument
1752 …l_pstate_change_phantom_pipe) && !(SynchronizeDRRDisplaysForUCLKPStateChangeFinal && DRRDisplay)) { in CalculateTWait()
2981 (p->SynchronizeDRRDisplaysForUCLKPStateChangeFinal && (p->DRRDisplay[i] || p->DRRDisplay[j]))) { in CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
2995 …eSupportNumber = ((p->SynchronizeDRRDisplaysForUCLKPStateChangeFinal && p->DRRDisplay[k]) ? 2 : 1); in CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
2997 …} else if (((s->FCLKChangeSupportNumber == 1) && (p->DRRDisplay[k] || (!s->SynchronizedSurfaces[s-… in CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
3026 …geSupportNumber = (p->SynchronizeDRRDisplaysForUCLKPStateChangeFinal && p->DRRDisplay[k]) ? 2 : 1; in CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
3028 …} else if (((s->DRAMClockChangeSupportNumber == 1) && (p->DRRDisplay[k] || !s->SynchronizedSurface… in CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport()
4633 p->DRRDisplay[k], in UseMinimumDCFCLK()
6355 mode_lib->ms.cache_display_cfg.timing.DRRDisplay[k], in dml_prefetch_check()
[all …]
|
| D | display_mode_util.c | 539 dml_print("DML: timing_cfg: plane=%d, DRRDisplay = %d\n", i, timing->DRRDisplay[i]); in dml_print_dml_display_cfg_timing()
|
| /linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/ |
| D | display_mode_vba.h | 452 bool DRRDisplay[DC__NUM_DPP__MAX]; member
|
| D | display_mode_vba.c | 708 mode_lib->vba.DRRDisplay[mode_lib->vba.NumberOfActiveSurfaces] = dst->drr_display; in fetch_pipe_params()
|