Home
last modified time | relevance | path

Searched refs:DPU_IRQ_REG (Results 1 – 3 of 3) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_interrupts.c224 VERB("IRQ=[%d, %d]\n", DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx)); in dpu_core_irq_callback_handler()
228 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx)); in dpu_core_irq_callback_handler()
314 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx)); in dpu_hw_intr_enable_irq_locked()
325 reg_idx = DPU_IRQ_REG(irq_idx); in dpu_hw_intr_enable_irq_locked()
351 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx), dbgstr, in dpu_hw_intr_enable_irq_locked()
370 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx)); in dpu_hw_intr_disable_irq_locked()
381 reg_idx = DPU_IRQ_REG(irq_idx); in dpu_hw_intr_disable_irq_locked()
403 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx), dbgstr, in dpu_hw_intr_disable_irq_locked()
457 pr_err("invalid IRQ=[%d, %d]\n", DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx)); in dpu_core_irq_read()
463 reg_idx = DPU_IRQ_REG(irq_idx); in dpu_core_irq_read()
[all …]
Ddpu_hw_interrupts.h40 #define DPU_IRQ_REG(irq_idx) ((irq_idx - 1) / 32) macro
Ddpu_encoder.c423 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx)); in dpu_encoder_helper_wait_for_irq()
435 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx), phys_enc->hw_pp->idx - PINGPONG_0, in dpu_encoder_helper_wait_for_irq()
449 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx), in dpu_encoder_helper_wait_for_irq()
460 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx), in dpu_encoder_helper_wait_for_irq()
468 func, DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx), in dpu_encoder_helper_wait_for_irq()
1617 DPU_IRQ_REG(irq_idx), DPU_IRQ_BIT(irq_idx), in dpu_encoder_helper_wait_event_timeout()