Home
last modified time | relevance | path

Searched refs:DMA_CNTL (Results 1 – 11 of 11) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/
Dsi_dma.c167 dma_cntl = RREG32(DMA_CNTL + sdma_offsets[i]); in si_dma_start()
169 WREG32(DMA_CNTL + sdma_offsets[i], dma_cntl); in si_dma_start()
591 sdma_cntl = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET); in si_dma_set_trap_irq_state()
593 WREG32(DMA_CNTL + DMA0_REGISTER_OFFSET, sdma_cntl); in si_dma_set_trap_irq_state()
596 sdma_cntl = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET); in si_dma_set_trap_irq_state()
598 WREG32(DMA_CNTL + DMA0_REGISTER_OFFSET, sdma_cntl); in si_dma_set_trap_irq_state()
607 sdma_cntl = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET); in si_dma_set_trap_irq_state()
609 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, sdma_cntl); in si_dma_set_trap_irq_state()
612 sdma_cntl = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET); in si_dma_set_trap_irq_state()
614 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, sdma_cntl); in si_dma_set_trap_irq_state()
Dsid.h1897 #define DMA_CNTL 0x340b macro
/linux-6.12.1/drivers/gpu/drm/radeon/
Dr600_dma.c159 dma_cntl = RREG32(DMA_CNTL); in r600_dma_resume()
161 WREG32(DMA_CNTL, dma_cntl); in r600_dma_resume()
Dni_dma.c238 dma_cntl = RREG32(DMA_CNTL + reg_offset); in cayman_dma_resume()
240 WREG32(DMA_CNTL + reg_offset, dma_cntl); in cayman_dma_resume()
Dsi.c5938 tmp = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET) & ~TRAP_ENABLE; in si_disable_interrupt_state()
5939 WREG32(DMA_CNTL + DMA0_REGISTER_OFFSET, tmp); in si_disable_interrupt_state()
5940 tmp = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET) & ~TRAP_ENABLE; in si_disable_interrupt_state()
5941 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, tmp); in si_disable_interrupt_state()
6054 dma_cntl = RREG32(DMA_CNTL + DMA0_REGISTER_OFFSET) & ~TRAP_ENABLE; in si_irq_set()
6055 dma_cntl1 = RREG32(DMA_CNTL + DMA1_REGISTER_OFFSET) & ~TRAP_ENABLE; in si_irq_set()
6087 WREG32(DMA_CNTL + DMA0_REGISTER_OFFSET, dma_cntl); in si_irq_set()
6088 WREG32(DMA_CNTL + DMA1_REGISTER_OFFSET, dma_cntl1); in si_irq_set()
Dnid.h1323 #define DMA_CNTL 0xd02c macro
Dr600.c3623 tmp = RREG32(DMA_CNTL) & ~TRAP_ENABLE; in r600_disable_interrupt_state()
3624 WREG32(DMA_CNTL, tmp); in r600_disable_interrupt_state()
3805 dma_cntl = RREG32(DMA_CNTL) & ~TRAP_ENABLE; in r600_irq_set()
3874 WREG32(DMA_CNTL, dma_cntl); in r600_irq_set()
Devergreen.c4471 tmp = RREG32(DMA_CNTL) & ~TRAP_ENABLE; in evergreen_disable_interrupt_state()
4472 WREG32(DMA_CNTL, tmp); in evergreen_disable_interrupt_state()
4518 dma_cntl = RREG32(DMA_CNTL) & ~TRAP_ENABLE; in evergreen_irq_set()
4567 WREG32(DMA_CNTL, dma_cntl); in evergreen_irq_set()
Dsid.h1833 #define DMA_CNTL 0xd02c macro
Devergreend.h1404 #define DMA_CNTL 0xd02c macro
Dr600d.h631 #define DMA_CNTL 0xd02c macro