Home
last modified time | relevance | path

Searched refs:DCN_BASE__INST0_SEG1 (Results 1 – 18 of 18) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dmub/src/
Ddmub_dcn315.c34 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Ddmub_dcn316.c34 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Ddmub_dcn314.c34 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/gpio/dcn315/
Dhw_factory_dcn315.c46 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dhw_translate_dcn315.c39 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/irq/dcn315/
Dirq_service_dcn315.c39 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.12.1/drivers/gpu/drm/amd/include/
Dnavi10_ip_offset.h268 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Ddimgrey_cavefish_ip_offset.h362 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dsienna_cichlid_ip_offset.h369 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dbeige_goby_ip_offset.h440 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Drenoir_ip_offset.h1368 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dvega10_ip_offset.h304 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dvangogh_ip_offset.h451 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
Dyellow_carp_offset.h386 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
Ddcn32_clk_mgr.c46 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn316/
Ddcn316_resource.c95 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn314/
Ddcn314_resource.c105 #define DCN_BASE__INST0_SEG1 0x000000C0 macro
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn315/
Ddcn315_resource.c97 #define DCN_BASE__INST0_SEG1 0x000000C0 macro