Searched refs:DCN_BASE (Results 1 – 12 of 12) sorted by relevance
/linux-6.12.1/drivers/gpu/drm/amd/amdgpu/ |
D | dimgrey_cavefish_reg_init.c | 44 adev->reg_offset[DCE_HWIP][i] = (uint32_t *)(&(DCN_BASE.instance[i])); in dimgrey_cavefish_reg_base_init()
|
/linux-6.12.1/drivers/gpu/drm/amd/include/ |
D | navi10_ip_offset.h | 55 static const struct IP_BASE DCN_BASE ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0x0000… variable
|
D | dimgrey_cavefish_ip_offset.h | 65 static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02… variable
|
D | sienna_cichlid_ip_offset.h | 65 static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02… variable
|
D | beige_goby_ip_offset.h | 73 static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02… variable
|
D | renoir_ip_offset.h | 170 static const struct IP_BASE DCN_BASE ={ { { { 0x00000012, 0x000000C0, 0x000034C0, 0, 0 } }, variable
|
D | vega10_ip_offset.h | 51 static const struct IP_BASE __maybe_unused DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0… variable
|
D | vangogh_ip_offset.h | 72 static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02… variable
|
D | yellow_carp_offset.h | 47 static const struct IP_BASE DCN_BASE = { { { { 0x00000012, 0x000000C0, 0x000034C0, 0x00009000, 0x02… variable
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn301/ |
D | dcn301_resource.c | 922 (DCN_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn21/ |
D | dcn21_resource.c | 1344 (DCN_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)
|
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn30/ |
D | dcn30_resource.c | 2259 (DCN_BASE.instance[0].segment[mm ## reg_name ## _BASE_IDX] + mm ## reg_name)
|