Home
last modified time | relevance | path

Searched refs:DCCG_GATE_DISABLE_CNTL5 (Results 1 – 10 of 10) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn401/
Ddcn401_dccg.h151 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P0_GATE_DISABLE, mask_sh),\
152 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P1_GATE_DISABLE, mask_sh),\
153 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P2_GATE_DISABLE, mask_sh),\
154 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P3_GATE_DISABLE, mask_sh),\
155 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKA_FE_ROOT_GATE_DISABLE, mask_sh),\
156 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKB_FE_ROOT_GATE_DISABLE, mask_sh),\
157 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKC_FE_ROOT_GATE_DISABLE, mask_sh),\
158 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKD_FE_ROOT_GATE_DISABLE, mask_sh),\
159 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKA_ROOT_GATE_DISABLE, mask_sh),\
160 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKB_ROOT_GATE_DISABLE, mask_sh),\
[all …]
Ddcn401_dccg.c490 REG_UPDATE_2(DCCG_GATE_DISABLE_CNTL5, in dccg401_enable_dpstreamclk()
499 REG_UPDATE_2(DCCG_GATE_DISABLE_CNTL5, in dccg401_enable_dpstreamclk()
508 REG_UPDATE_2(DCCG_GATE_DISABLE_CNTL5, in dccg401_enable_dpstreamclk()
517 REG_UPDATE_2(DCCG_GATE_DISABLE_CNTL5, in dccg401_enable_dpstreamclk()
543 REG_UPDATE_2(DCCG_GATE_DISABLE_CNTL5, in dccg401_disable_dpstreamclk()
551 REG_UPDATE_2(DCCG_GATE_DISABLE_CNTL5, in dccg401_disable_dpstreamclk()
559 REG_UPDATE_2(DCCG_GATE_DISABLE_CNTL5, in dccg401_disable_dpstreamclk()
567 REG_UPDATE_2(DCCG_GATE_DISABLE_CNTL5, in dccg401_disable_dpstreamclk()
633 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P0_GATE_DISABLE, 1); in dccg401_set_dp_dto()
641 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P1_GATE_DISABLE, 1); in dccg401_set_dp_dto()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn35/
Ddcn35_dccg.h38 SR(DCCG_GATE_DISABLE_CNTL5),\
180 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P0_GATE_DISABLE, mask_sh),\
181 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P1_GATE_DISABLE, mask_sh),\
182 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P2_GATE_DISABLE, mask_sh),\
183 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, DTBCLK_P3_GATE_DISABLE, mask_sh),\
188 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKA_FE_ROOT_GATE_DISABLE, mask_sh),\
189 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKB_FE_ROOT_GATE_DISABLE, mask_sh),\
190 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKC_FE_ROOT_GATE_DISABLE, mask_sh),\
191 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKD_FE_ROOT_GATE_DISABLE, mask_sh),\
192 DCCG_SF(DCCG_GATE_DISABLE_CNTL5, SYMCLKE_FE_ROOT_GATE_DISABLE, mask_sh),\
[all …]
Ddcn35_dccg.c279 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_fe_rcg()
285 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_fe_rcg()
291 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_fe_rcg()
297 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_fe_rcg()
303 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_fe_rcg()
328 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_be_rcg()
334 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_be_rcg()
340 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_be_rcg()
346 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_be_rcg()
352 REG_UPDATE(DCCG_GATE_DISABLE_CNTL5, in dccg35_set_symclk_be_rcg()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn351/
Ddcn351_resource.c613 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DTBCLK_P0_GATE_DISABLE, mask_sh),\
614 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DTBCLK_P1_GATE_DISABLE, mask_sh),\
615 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DTBCLK_P2_GATE_DISABLE, mask_sh),\
616 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DTBCLK_P3_GATE_DISABLE, mask_sh),\
617 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DPSTREAMCLK0_GATE_DISABLE, mask_sh),\
618 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DPSTREAMCLK1_GATE_DISABLE, mask_sh),\
619 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DPSTREAMCLK2_GATE_DISABLE, mask_sh),\
620 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DPSTREAMCLK3_GATE_DISABLE, mask_sh),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn35/
Ddcn35_resource.c633 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DTBCLK_P0_GATE_DISABLE, mask_sh),\
634 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DTBCLK_P1_GATE_DISABLE, mask_sh),\
635 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DTBCLK_P2_GATE_DISABLE, mask_sh),\
636 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DTBCLK_P3_GATE_DISABLE, mask_sh),\
637 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DPSTREAMCLK0_GATE_DISABLE, mask_sh),\
638 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DPSTREAMCLK1_GATE_DISABLE, mask_sh),\
639 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DPSTREAMCLK2_GATE_DISABLE, mask_sh),\
640 HWS_SF(, DCCG_GATE_DISABLE_CNTL5, DPSTREAMCLK3_GATE_DISABLE, mask_sh),\
Ddcn35_resource.h170 SR(DCCG_GATE_DISABLE_CNTL5), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dccg/dcn20/
Ddcn20_dccg.h419 uint32_t DCCG_GATE_DISABLE_CNTL5; member
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn401/
Ddcn401_resource.h642 SR(DCCG_GATE_DISABLE_CNTL5),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dce/
Ddce_hwseq.h686 uint32_t DCCG_GATE_DISABLE_CNTL5; member