Home
last modified time | relevance | path

Searched refs:DCCEnable (Results 1 – 20 of 20) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn32/
Ddisplay_mode_vba_util_32.h338 bool DCCEnable[],
436 bool DCCEnable,
511 bool DCCEnable,
791 bool DCCEnable,
901 bool DCCEnable[],
952 bool DCCEnable[],
1039 bool DCCEnable[],
Ddisplay_mode_vba_util_32.c1770 bool DCCEnable[], in dml32_CalculateSurfaceSizeInMall() argument
1828 if (DCCEnable[k] == true) { in dml32_CalculateSurfaceSizeInMall()
1872 if (DCCEnable[k] == true) { in dml32_CalculateSurfaceSizeInMall()
2018 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2092 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2221 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2260 bool DCCEnable, in dml32_CalculateVMAndRowBytes() argument
2368 if (DCCEnable != true) { in dml32_CalculateVMAndRowBytes()
2398 dml_print("DML::%s: DCCEnable = %d\n", __func__, DCCEnable); in dml32_CalculateVMAndRowBytes()
2667 bool DCCEnable, in dml32_CalculateRowBandwidth() argument
[all …]
Ddisplay_mode_vba_32.c390 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
439 …ersWatermarksAndPerformanceCalculation.SurfaceParameters[k].DCCEnable = mode_lib->vba.DCCEnable[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
574 if (mode_lib->vba.DCCEnable[k]) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
779 …refetchParametersWatermarksAndPerformanceCalculation.myPipe.DCCEnable = mode_lib->vba.DCCEnable[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1056 mode_lib->vba.DCCEnable[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1298 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1349 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1392 mode_lib->vba.DCCEnable[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1556 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1620 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_mode_vba_30.c58 unsigned int DCCEnable; member
183 bool DCCEnable,
227 bool DCCEnable,
260 bool DCCEnable,
318 bool DCCEnable[],
446 bool DCCEnable[],
495 bool DCCEnable[],
538 bool DCCEnable[],
998 } else if (!myPipe->DCCEnable) in CalculatePrefetchSchedule()
1018 if ((GPUVMEnable == true || myPipe->DCCEnable == true)) { in CalculatePrefetchSchedule()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_mode_vba_21.c104 bool DCCEnable,
172 bool DCCEnable,
235 bool DCCEnable,
267 bool DCCEnable,
311 bool DCCEnable[],
428 bool DCCEnable[],
657 bool DCCEnable, in CalculatePrefetchSchedule() argument
796 } else if (!DCCEnable) in CalculatePrefetchSchedule()
827 if ((GPUVMEnable == true || DCCEnable == true)) { in CalculatePrefetchSchedule()
923 if ((GPUVMEnable == true || DCCEnable == true)) { in CalculatePrefetchSchedule()
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn31/
Ddisplay_mode_vba_31.c80 unsigned int DCCEnable; member
200 bool DCCEnable,
240 bool DCCEnable,
410 bool DCCEnable[],
459 bool DCCEnable[],
518 bool DCCEnable[],
1029 if (!myPipe->DCCEnable) {
1046 } else if (!myPipe->DCCEnable) {
1084 if ((GPUVMEnable == true || myPipe->DCCEnable == true)) {
1252 if ((GPUVMEnable == true || myPipe->DCCEnable == true)) {
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn314/
Ddisplay_mode_vba_314.c78 unsigned int DCCEnable; member
209 bool DCCEnable,
249 bool DCCEnable,
419 bool DCCEnable[],
468 bool DCCEnable[],
527 bool DCCEnable[],
1047 if (!myPipe->DCCEnable) {
1064 } else if (!myPipe->DCCEnable) {
1102 if ((GPUVMEnable == true || myPipe->DCCEnable == true)) {
1270 if ((GPUVMEnable == true || myPipe->DCCEnable == true)) {
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_mode_vba_20.c83 bool DCCEnable,
134 bool DCCEnable,
183 bool DCCEnable,
212 bool DCCEnable,
466 bool DCCEnable, in CalculatePrefetchSchedule()
589 } else if (DCCEnable) in CalculatePrefetchSchedule()
618 if ((GPUVMEnable == true || DCCEnable == true)) { in CalculatePrefetchSchedule()
680 if ((GPUVMEnable == true || DCCEnable == true)) { in CalculatePrefetchSchedule()
710 || DCCEnable) ? in CalculatePrefetchSchedule()
861 bool DCCEnable, in CalculateVMAndRowBytes() argument
[all …]
Ddisplay_mode_vba_20v2.c108 bool DCCEnable,
158 bool DCCEnable,
207 bool DCCEnable,
236 bool DCCEnable,
558 bool DCCEnable, in CalculatePrefetchSchedule() argument
649 } else if (DCCEnable) in CalculatePrefetchSchedule()
678 if ((GPUVMEnable == true || DCCEnable == true)) { in CalculatePrefetchSchedule()
740 if ((GPUVMEnable == true || DCCEnable == true)) { in CalculatePrefetchSchedule()
770 || DCCEnable) ? in CalculatePrefetchSchedule()
921 bool DCCEnable, in CalculateVMAndRowBytes() argument
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/
Ddisplay_mode_core.c234 dml_bool_t DCCEnable,
295 dml_bool_t DCCEnable,
328 dml_bool_t DCCEnable,
504 dml_bool_t DCCEnable[],
555 dml_bool_t DCCEnable[],
669 dml_bool_t DCCEnable[],
1047 dml_print("DML::%s: DCCEnable = %u\n", __func__, p->myPipe->DCCEnable); in CalculatePrefetchSchedule()
1160 } else if (p->GPUVMPageTableLevels == 1 && p->myPipe->DCCEnable != true) { in CalculatePrefetchSchedule()
1166 } else if (p->myPipe->DCCEnable == true) { in CalculatePrefetchSchedule()
1205 if ((p->GPUVMEnable == true || p->myPipe->DCCEnable == true)) { in CalculatePrefetchSchedule()
[all …]
Ddml2_utils.c106 dml_surface_array->DCCEnable[dst_index] = dml_surface_array->DCCEnable[src_index]; in dml2_util_copy_dml_surface()
Ddisplay_mode_core_structs.h417 dml_bool_t DCCEnable; member
535 dml_bool_t DCCEnable[__DML_NUM_PLANES__]; member
1511 dml_bool_t *DCCEnable; member
Ddml2_translation_helper.c856 out->DCCEnable[location] = false; in populate_dummy_dml_surface_cfg()
875 out->DCCEnable[location] = in->dcc.enable; in populate_dml_surface_cfg_from_plane_state()
Ddisplay_mode_util.c600 dml_print("DML: surface_cfg: plane=%d, DCCEnable = %d\n", i, surface->DCCEnable[i]); in dml_print_dml_display_cfg_surface()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_mode_structs.h117 bool DCCEnable; member
Ddisplay_mode_vba.h478 bool DCCEnable[DC__NUM_DPP__MAX]; member
Ddisplay_mode_vba.c609 mode_lib->vba.DCCEnable[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
Ddml2_core_shared_types.h122 bool DCCEnable; member
1260 bool DCCEnable; member
Ddml2_core_shared.c168 bool DCCEnable,
1668 s->SurfParameters[k].DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml2_core_shared_mode_support()
2312 myPipe->DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml2_core_shared_mode_support()
4343 if (!p->DCCEnable || !p->mrq_present) { in CalculateVMAndRowBytes()
4388 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->DCCEnable); in CalculateVMAndRowBytes()
4614 bool DCCEnable, in CalculateRowBandwidth() argument
4631 if (!DCCEnable || !mrq_present) { in CalculateRowBandwidth()
5583 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
5661 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
5835 p->myPipe[k].DCCEnable, in CalculateVMRowAndSwath()
[all …]
Ddml2_core_dcn4_calcs.c1667 if (!p->DCCEnable || !p->mrq_present) { in CalculateVMAndRowBytes()
1712 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->DCCEnable); in CalculateVMAndRowBytes()
1937 bool DCCEnable, in CalculateRowBandwidth() argument
1954 if (!DCCEnable || !mrq_present) { in CalculateRowBandwidth()
2913 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
2991 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
3169 p->myPipe[k].DCCEnable, in CalculateVMRowAndSwath()
5106 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->myPipe->DCCEnable); in CalculatePrefetchSchedule()
8001 s->SurfParameters[k].DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml_core_mode_support()
8668 myPipe->DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml_core_mode_support()
[all …]