Home
last modified time | relevance | path

Searched refs:D4VGA_CONTROL (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dce/
Ddce_hwseq.h252 SR(D4VGA_CONTROL), \
316 SR(D4VGA_CONTROL), \
366 SR(D4VGA_CONTROL), \
474 SR(D4VGA_CONTROL), \
534 SR(D4VGA_CONTROL), \
564 SR(D4VGA_CONTROL), \
654 uint32_t D4VGA_CONTROL; member
827 HWS_SF(, D4VGA_CONTROL, D4VGA_MODE_ENABLE, mask_sh),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn316/
Ddcn316_resource.c721 SR(D4VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn314/
Ddcn314_resource.c736 SR(D4VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn321/
Ddcn321_resource.c576 SR(D4VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn315/
Ddcn315_resource.c726 SR(D4VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn31/
Ddcn31_resource.c727 SR(D4VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
Ddcn10_hwseq.c646 REG_GET(D4VGA_CONTROL, D4VGA_MODE_ENABLE, &in_vga4_mode); in dcn10_disable_vga()
655 REG_WRITE(D4VGA_CONTROL, 0); in dcn10_disable_vga()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn32/
Ddcn32_resource.c579 SR(D4VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
Ddcn20_hwseq.c378 REG_WRITE(D4VGA_CONTROL, 0); in dcn20_disable_vga()