Home
last modified time | relevance | path

Searched refs:D3VGA_CONTROL (Results 1 – 9 of 9) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dce/
Ddce_hwseq.h251 SR(D3VGA_CONTROL), \
315 SR(D3VGA_CONTROL), \
365 SR(D3VGA_CONTROL), \
473 SR(D3VGA_CONTROL), \
533 SR(D3VGA_CONTROL), \
563 SR(D3VGA_CONTROL), \
653 uint32_t D3VGA_CONTROL; member
826 HWS_SF(, D3VGA_CONTROL, D3VGA_MODE_ENABLE, mask_sh),\
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn316/
Ddcn316_resource.c720 SR(D3VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn314/
Ddcn314_resource.c735 SR(D3VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn321/
Ddcn321_resource.c575 SR(D3VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn315/
Ddcn315_resource.c725 SR(D3VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn31/
Ddcn31_resource.c726 SR(D3VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn10/
Ddcn10_hwseq.c645 REG_GET(D3VGA_CONTROL, D3VGA_MODE_ENABLE, &in_vga3_mode); in dcn10_disable_vga()
654 REG_WRITE(D3VGA_CONTROL, 0); in dcn10_disable_vga()
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/resource/dcn32/
Ddcn32_resource.c578 SR(D3VGA_CONTROL), \
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
Ddcn20_hwseq.c377 REG_WRITE(D3VGA_CONTROL, 0); in dcn20_disable_vga()