Home
last modified time | relevance | path

Searched refs:CR4 (Results 1 – 11 of 11) sorted by relevance

/linux-6.12.1/net/ethtool/
Dcommon.c134 __DEFINE_LINK_MODE_NAME(40000, CR4, Full),
138 __DEFINE_LINK_MODE_NAME(56000, CR4, Full),
148 __DEFINE_LINK_MODE_NAME(100000, CR4, Full),
176 __DEFINE_LINK_MODE_NAME(200000, CR4, Full),
199 __DEFINE_LINK_MODE_NAME(400000, CR4, Full),
299 __DEFINE_LINK_MODE_PARAMS(40000, CR4, Full),
303 __DEFINE_LINK_MODE_PARAMS(56000, CR4, Full),
313 __DEFINE_LINK_MODE_PARAMS(100000, CR4, Full),
341 __DEFINE_LINK_MODE_PARAMS(200000, CR4, Full),
364 __DEFINE_LINK_MODE_PARAMS(400000, CR4, Full),
/linux-6.12.1/drivers/gpu/drm/ci/xfails/
Dvkms-none-skips.txt20 # CR2: 0000000000000078 CR3: 000000010bd30000 CR4: 0000000000350ef0
71 # CR2: 0000000000000078 CR3: 0000000109b38000 CR4: 0000000000350ef0
105 # CR2: 0000000000000078 CR3: 0000000109b38000 CR4: 0000000000350ef0
122 # CR2: 0000000000000018 CR3: 0000000107a86000 CR4: 0000000000350ef0
156 # CR2: 0000000000000018 CR3: 0000000107a86000 CR4: 0000000000350ef0
173 # CR2: 0000000000000018 CR3: 0000000106768000 CR4: 0000000000350ef0
/linux-6.12.1/arch/x86/kernel/
Drelocate_kernel_64.S36 #define CR4 DATA(0x18) macro
74 movq %rax, CR4(%r11)
239 movq CR4(%r8), %rax
Drelocate_kernel_32.S31 #define CR4 DATA(0xc) macro
57 movl %eax, CR4(%edi)
206 movl CR4(%edi), %eax
Dhead_32.S180 # which means no CPUID and no CR4
189 jz .Lenable_paging # No flags or only CPUID.FPU = no CR4
/linux-6.12.1/tools/testing/selftests/lkdtm/
Dtests.txt17 UNSET_SMEP pinned CR4 bits changed:
/linux-6.12.1/Documentation/virt/kvm/x86/
Dmmu.rst210 CR4.LA57=1) and is shadowing L1's 4-level NPT (L1 CR4.LA57=0).
422 - if CR4.SMEP is enabled: since we've turned the page into a kernel page,
427 - if CR4.SMAP is disabled: since the page has been changed to a kernel
428 page, it can not be reused when CR4.SMAP is enabled. We set
429 CR4.SMAP && !CR0.WP into shadow page's role to avoid this case. Note,
430 here we do not care the case that CR4.SMAP is enabled since KVM will
Dtimekeeping.rst342 means of the CR4.TSD bit, which when enabled, disables CPL > 0 TSC access.
/linux-6.12.1/Documentation/arch/x86/x86_64/
Dfsgs.rst96 automatically. The kernel has to enable them explicitly in CR4. The
/linux-6.12.1/drivers/dma/
Dpl330.c136 #define CR4 0xe10 macro
1845 pl330->pcfg.peri_ns = readl(regs + CR4); in read_dmac_config()
/linux-6.12.1/Documentation/networking/
Darcnet-hardware.rst599 | | \/ | CR4 |___|
629 CR3/CR4 Diagnostic LEDs
807 < CR4 |___|
837 CR4 Red Monitors Board Activity