Home
last modified time | relevance | path

Searched refs:CPM_CONTROL__L1_PWR_GATE_ENABLE_MASK (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/pcie/
Dpcie_6_1_0_sh_mask.h3678 #define CPM_CONTROL__L1_PWR_GATE_ENABLE_MASK macro
/linux-6.12.1/drivers/gpu/drm/amd/include/asic_reg/nbio/
Dnbio_7_4_sh_mask.h44507 #define CPM_CONTROL__L1_PWR_GATE_ENABLE_MASK macro
Dnbio_4_3_0_sh_mask.h33932 #define CPM_CONTROL__L1_PWR_GATE_ENABLE_MASK macro
Dnbio_2_3_sh_mask.h56028 #define CPM_CONTROL__L1_PWR_GATE_ENABLE_MASK macro
Dnbio_7_2_0_sh_mask.h101564 #define CPM_CONTROL__L1_PWR_GATE_ENABLE_MASK macro