Home
last modified time | relevance | path

Searched refs:CPL (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/Documentation/hwmon/
Dlineage-pem.rst25 Lineage CPL power entry modules are nominally PMBus compliant. However, most
34 This driver does not probe for Lineage CPL devices, since there is no register
44 All Lineage CPL power entry modules have a built-in I2C bus master selector
52 All Lineage CPL devices report output voltage and device temperature as well as
/linux-6.12.1/Documentation/trace/
Dhisi-ptt.rst175 - 8'b00000100: completions (CPL)
189 - 4'b0000: inbound TLPs (P, NP, CPL)
190 - 4'b0001: outbound TLPs (P, NP, CPL)
191 - 4'b0010: outbound TLPs (P, NP, CPL) and inbound TLPs (P, NP, CPL B)
192 - 4'b0011: outbound TLPs (P, NP, CPL) and inbound TLPs (CPL A)
198 - 4'b0001: outbound TLPs (P, NP, CPL)
199 - 4'b0010: inbound TLPs (P, NP, CPL B)
200 - 4'b0011: inbound TLPs (CPL A)
204 - completion A (CPL A): completion of CHI/DMA/Native non-posted requests, except for CPL B
205 - completion B (CPL B): completion of DMA remote2local and P2P non-posted requests
/linux-6.12.1/Documentation/virt/kvm/x86/
Dtimekeeping.rst341 The TSC is accessible from CPL-0 and conditionally, for CPL > 0 software by
342 means of the CR4.TSD bit, which when enabled, disables CPL > 0 TSC access.
/linux-6.12.1/drivers/dma/
Dhisi_dma.c104 CPL, enumerator
/linux-6.12.1/tools/arch/x86/kcpuid/
Dcpuid.csv37 1, 0, ecx, 4, ds_cpl , CPL Qualified Debug Store
549 …0x1c, 0, ebx, 0, lbr_cpl , CPL filtering (non-zero IA32_LBR_CTL[2…
1018 0x80000021, 0, eax, 17, user_cpuid_disable , #GP when executing CPUID at CPL >…
/linux-6.12.1/Documentation/admin-guide/
Dkernel-parameters.txt6404 CPL > 0.