Home
last modified time | relevance | path

Searched refs:CLK_VPP1_VPP0_DL1_RELAY (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt8188-vpp1.c77 GATE_VPP1_1(CLK_VPP1_VPP0_DL1_RELAY, "vpp1_vpp0_dl1_relay", "top_vpp", 11),
Dclk-mt8195-vpp1.c76 GATE_VPP1_1(CLK_VPP1_VPP0_DL1_RELAY, "vpp1_vpp0_dl1_relay", "top_vpp", 10),
/linux-6.12.1/include/dt-bindings/clock/
Dmediatek,mt8188-clk.h482 #define CLK_VPP1_VPP0_DL1_RELAY 42 macro
Dmt8195-clk.h586 #define CLK_VPP1_VPP0_DL1_RELAY 42 macro