Home
last modified time | relevance | path

Searched refs:CLK_VPP1_SVPP3_MDP_WROT (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt8188-vpp1.c40 GATE_VPP1_0(CLK_VPP1_SVPP3_MDP_WROT, "vpp1_svpp3_mdp_wrot", "top_vpp", 6),
Dclk-mt8195-vpp1.c39 GATE_VPP1_0(CLK_VPP1_SVPP3_MDP_WROT, "vpp1_svpp3_mdp_wrot", "top_vpp", 6),
/linux-6.12.1/include/dt-bindings/clock/
Dmediatek,mt8188-clk.h446 #define CLK_VPP1_SVPP3_MDP_WROT 6 macro
Dmt8195-clk.h550 #define CLK_VPP1_SVPP3_MDP_WROT 6 macro
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt8195.dtsi2569 clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_WROT>;