Home
last modified time | relevance | path

Searched refs:CLK_VPP1_SVPP3_MDP_FG (Results 1 – 5 of 5) sorted by relevance

/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt8188-vpp1.c47 GATE_VPP1_0(CLK_VPP1_SVPP3_MDP_FG, "vpp1_svpp3_mdp_fg", "top_vpp", 13),
Dclk-mt8195-vpp1.c46 GATE_VPP1_0(CLK_VPP1_SVPP3_MDP_FG, "vpp1_svpp3_mdp_fg", "top_vpp", 13),
/linux-6.12.1/include/dt-bindings/clock/
Dmediatek,mt8188-clk.h453 #define CLK_VPP1_SVPP3_MDP_FG 13 macro
Dmt8195-clk.h557 #define CLK_VPP1_SVPP3_MDP_FG 13 macro
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt8195.dtsi2363 clocks = <&vppsys1 CLK_VPP1_SVPP3_MDP_FG>;