Home
last modified time | relevance | path

Searched refs:CLK_VPP1_SVPP2_VDO0_DL_RELAY (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt8188-vpp1.c49 GATE_VPP1_0(CLK_VPP1_SVPP2_VDO0_DL_RELAY, "vpp1_svpp2_vdo0_dl_relay", "top_vpp", 15),
Dclk-mt8195-vpp1.c48 GATE_VPP1_0(CLK_VPP1_SVPP2_VDO0_DL_RELAY, "vpp1_svpp2_vdo0_dl_relay", "top_vpp", 15),
/linux-6.12.1/include/dt-bindings/clock/
Dmediatek,mt8188-clk.h455 #define CLK_VPP1_SVPP2_VDO0_DL_RELAY 15 macro
Dmt8195-clk.h559 #define CLK_VPP1_SVPP2_VDO0_DL_RELAY 15 macro