/linux-6.12.1/include/dt-bindings/clock/ |
D | mt8516-clk.h | 51 #define CLK_TOP_UNIVPLL_D2 19 macro
|
D | mt7622-clk.h | 43 #define CLK_TOP_UNIVPLL_D2 31 macro
|
D | mediatek,mt6795-clk.h | 70 #define CLK_TOP_UNIVPLL_D2 59 macro
|
D | mt6797-clk.h | 67 #define CLK_TOP_UNIVPLL_D2 57 macro
|
D | mt8173-clk.h | 72 #define CLK_TOP_UNIVPLL_D2 62 macro
|
D | mt6765-clk.h | 57 #define CLK_TOP_UNIVPLL_D2 22 macro
|
D | mediatek,mt8365-clk.h | 32 #define CLK_TOP_UNIVPLL_D2 22 macro
|
D | mt6779-clk.h | 70 #define CLK_TOP_UNIVPLL_D2 60 macro
|
D | mt2712-clk.h | 56 #define CLK_TOP_UNIVPLL_D2 25 macro
|
D | mt8183-clk.h | 95 #define CLK_TOP_UNIVPLL_D2 59 macro
|
D | mt8186-clk.h | 101 #define CLK_TOP_UNIVPLL_D2 82 macro
|
D | mt2701-clk.h | 28 #define CLK_TOP_UNIVPLL_D2 18 macro
|
D | mediatek,mt8188-clk.h | 121 #define CLK_TOP_UNIVPLL_D2 110 macro
|
D | mt8195-clk.h | 154 #define CLK_TOP_UNIVPLL_D2 142 macro
|
/linux-6.12.1/drivers/clk/mediatek/ |
D | clk-mt6795-topckgen.c | 426 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univ_624m", 1, 1, 0),
|
D | clk-mt8173-topckgen.c | 505 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univ_624m", 1, 1, 0),
|
D | clk-mt8186-topckgen.c | 36 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1, 2, 0),
|
D | clk-mt7622.c | 285 FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1, 2),
|
D | clk-mt8516.c | 46 FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1, 2),
|
D | clk-mt8167.c | 49 FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1, 2),
|
D | clk-mt6797.c | 47 FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1, 2),
|
D | clk-mt8183.c | 52 FACTOR_FLAGS(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll_ck", 1, 2, 0),
|
D | clk-mt8365.c | 51 FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1, 2),
|
D | clk-mt2712.c | 64 FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll_ck", 1, 2),
|
D | clk-mt8188-topckgen.c | 45 FACTOR(CLK_TOP_UNIVPLL_D2, "univpll_d2", "univpll", 1, 2),
|