Home
last modified time | relevance | path

Searched refs:CLK_TOP_SYSPLL2_D2 (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmt7629-clk.h39 #define CLK_TOP_SYSPLL2_D2 29 macro
Dmediatek,mt6795-clk.h57 #define CLK_TOP_SYSPLL2_D2 46 macro
Dmt6797-clk.h53 #define CLK_TOP_SYSPLL2_D2 43 macro
Dmt8173-clk.h59 #define CLK_TOP_SYSPLL2_D2 49 macro
Dmt6765-clk.h42 #define CLK_TOP_SYSPLL2_D2 7 macro
Dmediatek,mt8365-clk.h22 #define CLK_TOP_SYSPLL2_D2 12 macro
Dmt2712-clk.h42 #define CLK_TOP_SYSPLL2_D2 11 macro
Dmt2701-clk.h20 #define CLK_TOP_SYSPLL2_D2 10 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt6795-topckgen.c411 FACTOR_FLAGS(CLK_TOP_SYSPLL2_D2, "syspll2_d2", "main_h364m", 1, 2, 0),
Dclk-mt8173-topckgen.c490 FACTOR_FLAGS(CLK_TOP_SYSPLL2_D2, "syspll2_d2", "main_h364m", 1, 2, 0),
Dclk-mt7629.c382 FACTOR(CLK_TOP_SYSPLL2_D2, "syspll2_d2", "mainpll", 1, 6),
Dclk-mt6797.c33 FACTOR(CLK_TOP_SYSPLL2_D2, "syspll2_d2", "syspll_d3", 1, 2),
Dclk-mt8365.c41 FACTOR(CLK_TOP_SYSPLL2_D2, "syspll2_d2", "mainpll", 1, 6),
Dclk-mt2712.c50 FACTOR(CLK_TOP_SYSPLL2_D2, "syspll2_d2", "syspll_d3", 1, 2),
Dclk-mt2701.c66 FACTOR(CLK_TOP_SYSPLL2_D2, "syspll2_d2", "syspll_d3", 1, 2),
Dclk-mt6765.c90 FACTOR(CLK_TOP_SYSPLL2_D2, "syspll2_d2", "syspll_d3", 1, 2),