Home
last modified time | relevance | path

Searched refs:CLK_TOP_P0_1MHZ (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmt7629-clk.h23 #define CLK_TOP_P0_1MHZ 13 macro
Dmt7622-clk.h25 #define CLK_TOP_P0_1MHZ 13 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt7622.c267 FACTOR(CLK_TOP_P0_1MHZ, "p0_1mhz", "eth1pll", 1, 500),
Dclk-mt7629.c366 FACTOR(CLK_TOP_P0_1MHZ, "p0_1mhz", "eth1pll", 1, 500),