Home
last modified time | relevance | path

Searched refs:CLK_TOP_ETH_XGMII_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmediatek,mt7988-clk.h106 #define CLK_TOP_ETH_XGMII_SEL 78 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt7988-topckgen.c215 MUX_GATE_CLR_SET_UPD(CLK_TOP_ETH_XGMII_SEL, "eth_xgmii_sel", eth_xgmii_parents, 0x0c0,