Home
last modified time | relevance | path

Searched refs:CLK_TOP_ETH_SYS_SEL (Results 1 – 2 of 2) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmediatek,mt7988-clk.h105 #define CLK_TOP_ETH_SYS_SEL 77 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt7988-topckgen.c212 MUX_GATE_CLR_SET_UPD(CLK_TOP_ETH_SYS_SEL, "eth_sys_sel", pcie_mbist_250m_parents, 0x0b0,