Home
last modified time | relevance | path

Searched refs:CLK_TOP_AUD_INTBUS_SEL (Results 1 – 24 of 24) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmt8135-clk.h78 #define CLK_TOP_AUD_INTBUS_SEL 67 macro
Dmt7629-clk.h100 #define CLK_TOP_AUD_INTBUS_SEL 90 macro
Dmt8516-clk.h168 #define CLK_TOP_AUD_INTBUS_SEL 136 macro
Dmt7622-clk.h85 #define CLK_TOP_AUD_INTBUS_SEL 73 macro
Dmediatek,mt6795-clk.h109 #define CLK_TOP_AUD_INTBUS_SEL 98 macro
Dmt8173-clk.h111 #define CLK_TOP_AUD_INTBUS_SEL 101 macro
Dmt6765-clk.h147 #define CLK_TOP_AUD_INTBUS_SEL 112 macro
Dmediatek,mt8365-clk.h87 #define CLK_TOP_AUD_INTBUS_SEL 77 macro
Dmt2712-clk.h148 #define CLK_TOP_AUD_INTBUS_SEL 117 macro
Dmt8192-clk.h40 #define CLK_TOP_AUD_INTBUS_SEL 28 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt6795-topckgen.c479 TOP_MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
Dclk-mt8173-topckgen.c563 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
Dclk-mt7622.c428 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
Dclk-mt8135.c361 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
Dclk-mt8516.c379 MUX(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
Dclk-mt7629.c500 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
Dclk-mt8167.c550 MUX(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
Dclk-mt8365.c453 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel",
Dclk-mt2712.c674 MUX_GATE(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel", aud_intbus_parents,
Dclk-mt8192.c615 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel",
Dclk-mt6765.c422 MUX_GATE_CLR_SET_UPD(CLK_TOP_AUD_INTBUS_SEL, "aud_intbus_sel",
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt8365.dtsi397 clocks = <&topckgen CLK_TOP_AUD_INTBUS_SEL>,
Dmt8192.dtsi511 clocks = <&topckgen CLK_TOP_AUD_INTBUS_SEL>,
1008 <&topckgen CLK_TOP_AUD_INTBUS_SEL>,
Dmt8173.dtsi868 <&topckgen CLK_TOP_AUD_INTBUS_SEL>,